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SUMMARY
Silicon-germanium heterojunction bipolar transistor (SiGe HBT) technology has re-
cently become a viable competitor to III-V technologies for mixed-signal and RF through
millimeter-wave circuit applications because it combines excellent transistor performance
and compatibility with low-cost, conventional Si CMOS processes [25]. SiGe HBTs exhibit
excellent gain, frequency response, low noise, high output resistance, and high transconduc-
tance per unit area [26].
Recently, several SiGe HBT devices fabricated on CMOS-compatible silicon on insula-
tor(SOI) substrates (SiGe HBTs-on-SOI) have been demonstrated [14][28][4][83][65][34][51].
These transistors combine the well-known SiGe HBT performance with the advantages of
SOI substrates: reduction in device parasitics and signal cross-talk, capability for high
temperature operation, decreased vulnerability to radiation-induced soft errors, significant
reduction of substrate capacitances, and elimination of latchup [16][51]. Moreover, these
new devices are especially interesting in the context of extreme environments — highly
challenging surroundings that lie outside commercial and even military electronics specifi-
cations [22]. However, fabricating HBTs on SOI substrates instead of traditional silicon bulk
substrates requires extensive modifications to the structure of the transistors and results in
significant trade-offs. Before this novel technology can be used in circuit applications, it is
necessary to understand how SiGe HBTs-on-SOI differ from bulk SiGe HBTs in terms of
device physics and operation both in normal and extreme environment conditions.
The present work investigates the performance and reliability of SiGe heterojunction
bipolar transistors fabricated on silicon on insulator substrates with respect to operation in
extreme environments such as at extremely low or extremely high temperatures or in the
presence of radiation.
For example, high temperatures severely decrease the current gain and speed of SiGe
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HBTs-on-SOI because of the adverse effects of the germanium fraction in the base. More-
over, the increased thermal resistance resulting from the SOI substrate may cause significant
self-heating and further reduce the performance and reliability of the device.
Cryogenic temperature operation also poses concerns because the amount of impact
ionization increases, potentially leading to reliability issues.
Operation of electronic devices of any kind in a radiation environment poses significant
concerns from the points of view of total ionizing dose (TID) and single effect upset (SEU).
While SiGe HBTs-on-SOI promise significant improvements in the TID and SEU response,
these issues need to be carefully analyzed to ensure that the alterations necessary to accom-
modate the HBT on a SOI layer do not introduce new failure mechanisms and reliability
concerns. For instance, the impact of the buried oxide and of the doping of the depleted
collector on the TID response needs to be quantified. Studies of single event upsets are also
necessary in order to understand the effects of substrate bias, collector doping, and device
layout on the charge collected during an ion strike.
To conclude, this dissertation presents the results of investigations conducted along
three different paths: the research of the effects of cryogenic temperatures, the analysis of
operation at high temperatures, and the study of the impact of radiation on SiGe HBTs-
on-SOI.
Chapter 1 introduces both extreme environments and SiGe HBTs, reviewing the state
of the art of SiGe HBTs-on-SOI. The peculiar differences in behavior and performance
resulting from the adoption of SOI substrates are explained.
Chapter 2 introduces Technology Computer Assisted Design (TCAD), also known as
“device simulation”. Simulation is an invaluable tool to investigate the microscopic behav-
ior of a device and is used frequently in the present work. The particular challenges of
simulating devices operating in extreme environments often require custom simulation or
post-processing tools. Finally, a sophisticated example of custom post-processing — the
3-D regional transit time analysis — is presented [9].
Chapter 3 first presents an analysis of the dc performance of SiGe HBTs-on-SOI at
cryogenic temperatures as low as 20 K [6]. In particular, the impact of collector doping in
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thin-film SOI devices is analyzed. Then, the reliability of operation of SiGe HBTs-on-SOI at
both room and cryogenic temperature is studied using different electrical stress techniques
[13]. The implications of variations in the thermal resistance RTH of the device on reliability
at low temperatures are also discussed.
Chapter 4 analyzes the dc and ac performance of HBTs-on-SOI at temperatures as high
as 330 ◦C [8]. Then, the impact of high temperatures on 1/f noise performance is also
investigated [7].
Chapter 5 presents a comprehensive study of the radiation response of SiGe HBTs-on-
SOI. Exposure to both x-ray and proton sources is used to understand the impact of total
ionizing dose (TID) on the dc and ac figures of merit. The device investigated include
complementary SiGe HBTs on thick-film SOI [11], fully and partially depleted SiGe HBTs
on thin-film SOI (with conventional layout [10] and with CBEBC layout [12] ).
Finally, novel SEU phenomena are studied with the aid of 3-D TCAD simulations [12].
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CHAPTER I
INTRODUCTION
This chapter provides a brief overview of SiGe HBTs-on-SOI, describing their device struc-
ture and commenting on their potential for operation in extreme environments.
The first section of this chapter introduces extreme environments of interest for SiGe
HBTs-on-SOI. Then, the advantages of combining the SiGe HBT and SOI technologies are
discussed. Subsequently, the device structure of conventional vertical (bulk) SiGe HBTs
and of SiGe HBTs-on-SOI is compared. Examples of state-of-the-art SiGe HBTs-on-SOI
are described. Finally, a brief review of the current understanding of device physics of SiGe
HBTs-on-SOI is presented.
1.1 Extreme Environments
The term “extreme environments” (EE) identifies a small but very profitable niche market
of electronics designed to operate in surroundings well outside commercial and even military
specifications.
For example, EE applications may be characterized by extremely low or high temper-
ature, pressure, vibration, and exposure to radiation or corrosive chemicals. This work
focuses on the most relevant segments of EE from an application perspective: high and low
temperatures and radiation.
An environment characterized by extreme temperatures can easily exceed the specifica-
tions of the commercial range (0 ◦C to 85 ◦C) or even of the military range (-55 ◦C to 125
◦C) and reach extremes as low as 77.2 K (-196 ◦C) or even 4.2 K (-269 ◦C) on the cold side
and as high 200 ◦C or 300 ◦C on the hot side [22]. Furthermore, numerous applications also
impose challenging reliability requirements on cycling between high and low temperatures
or on voltage stability over wide temperature ranges.
Examples of applications operating at cryogenic temperatures include orbital electronics,
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systems for planetary and space missions, cryogenically cooled detectors and semiconductor-
superconductor systems. High temperature electronics are often encountered in automotive
applications (under-the-hood and engine electronics), aerospace applications, oil well log-
ging, power switching, and radar systems [22].
Radiation is also a challenging environment: it poses significant threats to space and
orbital electronics in the form of the following three failure mechanisms. The first is total
ionizing dose (TID): x-rays, photons, and charged particles (such as protons and electrons)
deposit significant amounts of positive charge inside the oxides of semiconductor devices.
This charge significantly alters the electric fields and increases leakage currents [26].
A second failure mode is the formation of defects and the deactivation of dopants re-
sulting from heavy mass particles causing displacement damage in the silicon volume.
Finally, high-energy particles create large amounts of electron-hole pairs in silicon, which
may cause transient circuit malfunctions called single events upsets (SEUs) or may trigger
destructive events such as single event latchup (SEL) [26].
As this work shows, despite these formidable challenges, SiGe HBTs-on-SOI have the
potential to be ideal candidates for operation in extreme environments.
1.2 Advantages of SiGe HBTs-on-SOI
The original reason for interest in the silicon-on-insulator (SOI) technology was reducing
vulnerability to single events effects (SEE) [67]. As explained in the previous section, a
heavy ion strike on a semiconductor device generates a very large number of electron-
hole pairs [69]. The generated charge separates because of either drift or diffusion and is
collected at the contacts of the device, producing large current pulses that can significantly
alter the circuit’s behavior. For example, an ion-generated current pulse can drastically
alter the charge stored in a capacitive node, altering information and leaving the circuit
in an incorrect state. This is called single event upset (SEU) and is a common soft (i.e.,
recoverable) error.
An ion strike can also generate a large current, triggering a single event latchup (SEL),
causing the complete destruction of the device [67].
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In the context of SEE hardening, SOI devices possess a tremendous advantage over
traditional bulk devices because the creation of electron-hole pairs is directly proportional
to the silicon volume of the device. Therefore, SOI devices enable a dramatic reduction in
collected charge because they have a silicon layer thickness of the order of hundreds of nm
versus hundreds of µm for a bulk device [67]. Previous studies provide a clear comparison
of the charge collected in SiGe HBTs fabricated on bulk silicon (with both high and low
resistivity) and on thick-film SOI [62].
Interestingly, now SOI technology is mainly a focus of interest because it enhances per-
formance rather than because it reduces SEE vulnerability [51]. The elimination of the
substrate junction results in lower capacitances and in the elimination of substrate leak-
age. Importantly, the absence of substrate leakage translates in improved high-temperature
operation and immunity to latchup [51][71]. The SiO2 layer also dramatically reduces elec-
tromagnetic coupling between adjacent devices, suppressing crosstalk at low frequencies. It
should be noted, however, that at frequencies higher than 1 GHz the buried oxide layer be-
comes essentially electromagnetically transparent. Consequently, the differences in crosstalk
between SOI and bulk technologies disappear [64].
The advantages offered by SOI technology in terms of increased performances and re-
duced power consumption are particularly attractive to the CMOS digital logic market.
According to [75], SOI wafers account for more than one third of the total revenues of the
300 mm wafer logic market. Taking into account the increasing commercial interest in SOI
CMOS and the large popularity of BiCMOS platforms, it becomes natural to investigate
the feasibility of the BiCMOS-on-SOI technology [54].
From the point of view of extreme environment applications, the combination of SiGe
and SOI provides additional benefits [22]. At cryogenic temperatures, the presence of ger-
manium in the base significantly increases both dc and ac performance [26]. At high
temperatures the elimination of the substrate junction (absent in SOI devices) suppresses
substrate leakage and latchup effect [16]. Also, SiGe HBTs-on-SOI share the same emitter-
base stack and high base doping of bulk SiGe HBT and therefore benefit from reduced
vulnerability to TID. Moreover, the adoption of a SOI substrate results in much smaller
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silicon volumes and hence increased immunity to SEU, currently the Achilles’ heel of bulk
SiGe HBTs [22].
However, the benefits of SOI come at a price: the lower thermal conductivity of SiO2
increases the thermal resistance RTH and thus self-heating effects.
1.3 Introduction to bulk SiGe HBTs
This section describes the origins of SiGe heterojunction bipolar transistors, presents current
state-of-the-art performance metrics, and gives a brief overview of the device structure of
bulk SiGe HBTs.
The basic concepts behind SiGe HBTs are not recent. In fact, they were envisioned
by W. Shockley in the very pioneer papers that laid the foundations for bipolar transistor
devices [74][73] and were later refined by H. Kroemer in [44].
In silicon bipolar junction transistors (BJTs), the maximum current gain is limited
by practical values of the doping in the emitter and in the base, but in SiGe HBTs the
presence of germanium in the base effectively decouples base resistance (rb), current gain
β, and ac performance. The Gummel number in the base is reduced by the presence of
germanium, which effectively weights the base doping, increasing the collector current IC
[26]. Consequently, it is possible to increase the base doping in order to reduce rb and
to improve the ac performance without sacrificing the current gain β. Furthermore, the
presence of Ge grading across the base induces a drift field, which reduces the emitter-
collector delay time τec and thus increases the speed of the device.
Even though the basic principles of heterojunction bipolar transistors were well under-
stood very early, fabrication challenges involved with producing high-quality, defect-free
SiGe films were surmounted only in the mid-1980s with the advent of ultra-high vacuum
chemical vapor deposition (UHV/CVD), opening up the path for commercial production of
bulk SiGe HBTs [35].
Since the first demonstration of a SiGe HBT in December 1987, the interest in SiGe
HBTs from both academia (in terms of paper published) and from industry (in terms of
companies offering SiGe device technologies and applications) rose steadily through the
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Figure 1: Schematic cross-section of a first generation SiGe HBT, after [26]. Drawing is
not to scale.
years [26]. At the same time, figures of merit increased to reach current state-of-the-art
levels such as the device described in [88], featuring a peak current gain β of 827, a fT of
309 GHz, and a fmax of 343 GHz or the one reported in [20], reaching a peak β of 1900, a
240 GHz fT , and a 300 GHz fmax at room temperature.
Figure 1 shows the cross-section of a first generation SiGe HBT, fabricated on a p−
substrate (with a typical resistivity of 10-15 Ω− cm). A high n doping sub-collector (5-10
Ω/) provides a low resistivity path from the collector to the top collector contact. A
low doping n collector epi layer is grown on top. Shallow trenches are formed in order to
isolate adjacent devices. Then, the reach-though connecting the sub-collector to the emitter
contact is implanted. Subsequently, the emitter-base stack is grown with UHV/CVD, using
a self-aligning process. The collector is then selectively implanted to trim breakdown and
ac performance. Finally, the polysilicon extrinsic base and the emitter are formed [26].
1.4 Introduction to SiGe HBTs-on-SOI
This section introduces SiGe HBTs-on-SOI, underlining the differences in their device struc-
ture and fabrication with respect to traditional bulk devices. HBTs-on-SOI fall into two
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Table 1: Figures of merit of C-SiGe HBTs on thick-film SOI. After [29].
Figure of Merit
(300K)
npn pnp
β 200 200
VA 150 V 100 V
fT (VCE=5 V) 25 GHz 25 GHz
fmax (VCE=5 V) 90 GHz 60 GHz
BV CEO 5.5 V 5.5 V
BV CBO 7 V 6 V
main categories depending on the thickness of their SOI substrate. Examples of state-of-
the-art SiGe HBTs on both thick- and thin-film SOI are presented to show the capabilities
of these technologies.
1.4.1 SiGe HBTs on thick-film SOI
SiGe HBTs fabricated on thick-film SOI (typically ≈ 1-2 µm ) can accommodate both
collector and sub-collector and are characterized by a device structure very similar to bulk
devices [28][29][83][65][34]. Therefore, their physical behavior is extremely close to a bulk
device with the exception of the increase in thermal resistance RTH caused by the lower
thermal conductivity of SiO2. A further disadvantage of these devices is that obviously
they cannot be integrated with high performance CMOS SOI processes that have SOI layer
thicknesses of the order of 0.1-0.2 µm. Also, deep trenches (DT) are needed to isolate
transistors [14].
Figure 2 shows the schematic cross-section of a complementary-SiGe (C-SiGe) BiCMOS
technology featuring both npn and pnp SiGe HBTs integrated on thick-film SOI. These
devices have been designed for 5 V analog and mixed-signal applications and carefully op-
timized for balanced npn and pnp performance, low base resistance, low noise, and high
β VA product. The device performance is summarized in Table 1 [28][29]. The intended
applications of this C-SiGe technology include a wide variety of low-power, high-frequency,
precision analog/mixed-signal circuits such as data converters and amplifiers. A good ex-
ample of the utility of this C-SiGe analog IC platform includes a record-performance 12-bit,
500 MS/s C-SiGe analog-to-digital converter [79].
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Figure 2: Schematic cross-section of npn and pnp SiGe HBTs fabricated on thick-film SOI
[29].
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Table 2: Figures of merit of SiGe HBTs on thin-film SOI. After [15].
Figure of Merit
(300 K)
Fully-Depleted
(Low NC)
Partially-Depleted
(High NC)
fT (VS=0 V) 30 GHz 45 GHz
fT (VS=20 V) 60 GHz 75 GHz
fmax (VS=0 V) 45 GHz 55 GHz
fmax (VS=20 V) 67 GHz 72 GHz
BV CEO (VS=0 V) 4.8 V 1.2 V
BV CEO (VS=20 V) 1.5 V 1.2 V
BV CBO 13 V 4.5 V
This technology platform, commercially available from Texas Instruments under the
name BiCOM3X, features a 1.5 µm thick-film SOI layer on top of a 0.145 µm buried oxide
(BOX) insulating layer. Deep trenches are used to electrically insulate the devices. A
boron-doped base is deposited for the npn SiGe HBT and an arsenic-doped base is used for
the pnp SiGe HBT. An ultra-thin (< 10 A˚) IFO is grown before the emitter is deposited,
followed by emitter polysilicon, which is implanted with either arsenic for the npn or BF2
for the pnp.
1.4.2 SiGe HBTs on thin-film SOI
Fabricating a SiGe HBT on thin-film SOI layer is an even more challenging feat since it
requires a completely different structure than a bulk SiGe HBT. The 0.1-0.2 µm SOI layer
is too thin to accommodate the thick, heavily doped sub-collector needed in high-speed
transistors to provide a low resistivity path from the CB junction to the top collector contact.
Recently, however, a new “folded” SiGe HBT structure has been demonstrated [14][15][58],
as shown in Figure 3. In this device, the emitter and base profiles are comparable to those
in second-generation bulk SiGe HBTs, but the sub-collector is replaced by either a fully or
partially depleted collector (by changing the doping NC). As noted in [15][4] , the total
transit time is limited by the R × CCjC delay in the partially depleted SiGe HBT-on-SOI
and by lateral drift in the fully depleted SiGe HBT-on-SOI.
This device shares the same substrate as a commercial IBM 130 nm SOI CMOS tech-
nology, featuring a 120 nm silicon layer on top of a 140 nm buried oxide layer. Through
selective collector ion implantation both a fully depleted device with a collector doping
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Figure 3: Cross-sectional SEM micrograph of a SiGe HBT on CMOS-compatible 120 nm
thin-film SOI layer. From [14]
(NC) of 1.5× 1017cm−3 and a partially depleted device with NC of 4.8× 1017cm−3 can be
fabricated. The device performance is summarized in Table 2.
The absence of the sub-collector results in significant differences in the device physics.
The current flow is intrinsically 2-D and can be separated into a vertical path, directly
under the emitter, and a lateral path along the buried oxide/SOI interface, as shown in
Figure 3. In particular the applied substrate voltage VS in fully depleted devices has a
marked impact on the electric field inside the device, as explained in [15] and [16]. The
change in the electric field alters the current flow within the collector, affecting significantly
fT , fmax, collector resistance (RC), and avalanche multiplication [16].
The collector doping of a fully depleted device is carefully chosen so that when the sub-
strate is floating or grounded, the built-in voltage is enough for the space charge region to
extend in the whole collector area. However, the application of a positive substrate voltage
VS creates an accumulation layer at the silicon-on-insulator/Buried Oxide (SOI/BOX) in-
terface as confirmed by the TCAD simulation of the electron density displayed in Figure 4
[16]. The accumulation layer acts as a low resistivity path to the top collector contact,
creating a new preferential path for the carriers, as shown in Figure 5: when the substrate
is grounded the current flows in the center of the SOI layer while at high substrate bias
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Figure 4: TCAD simulations of the electron density for a fully depleted HBT-on-SOI
structure at a substrate voltage of VS = 0 V and of VS = 20 V. After [16]
the current flow occurs in proximity of the SOI/BOX interface. Thus, a positive substrate
bias reduces the collector resistance RC and hence the quasi-saturation effect — a forward
biasing of the CB junction caused by the voltage drop on RC [16].
It should also be noted that VS deeply affects impact ionization in the device and hence
M-1 — the avalanche multiplication factor. As shown in Figure 6, M-1 changes shape and
increases significantly with VS . At low VS , VCB completely depletes the collector and M-1
consequently saturates because the electric field is effectively pinned. This corresponds in
Figure 6 to the VS = 0 V curve, which shows little change in M-1 until VCB surpasses 4
V because the collector is fully depleted. Any increase of VCB will not change the voltage
drop in the vertical path under the emitter. The excess voltage drop will fall across the
lateral path and will contribute at large VCB to the increase in M-1. This is confirmed by
the TCAD simulations of impact ionization shown in Figure 7, which clearly display that
the peak of impact ionization lies in the lateral path for VS = 0 V.
However, when VS is increased the electron accumulation layer forms, altering the po-
tential in the collector and greatly reducing the voltage at the SOI/BOX interface. Most of
the externally applied VCB voltage will fall on the vertical path, leading to an increase of the
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Figure 5: TCAD simulations of the current flow for a fully depleted HBT-on-SOI structure
at a substrate voltage of VS = 0 V and of VS = 20 V. After [16]
electric field and consequently M-1 in the region directly under the emitter, as confirmed
by Figure 7. This electrical field configuration is similar to the one of a conventional bulk
(vertical) device. Not surprisingly, the M-1 curve for VS = 0 V in Figure 6 closely resembles
the one of a bulk device.
Also, the ac performance of SiGe HBTs-on-SOI is affected by the substrate effect. As
shown in Figure 7, both fT and fmax increase significantly with VS because the substrate
bias alters the electric fields inside the device, retarding the Kirk effect [18]. Interestingly,
exposure to proton radiation also significantly improves fT and fmax, as shown in Figure 8.
This is consistent with previous findings because the positive charge created by radiation at
the SOI/BOX interface is electrically equivalent to a higher substrate voltage. Obviously
even an enhancement of ac performance can be a reliability issue for circuits operating in
a radiation environment since it may cause malfunctions, suboptimal impedance matching,
drift of bias points and increase in power consumption.
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Figure 6: M-1 for a fully depleted HBT-on-SOI device at increasing substrate voltages
(from VS = -10 V to VS = 20 V). The crosses indicate the base current reversal points. For
comparison, the M-1 of a comparable bulk (vertical) SiGe HBT is shown. After [16]
Figure 7: TCAD simulations of the avalanche multiplication coefficient for a fully depleted
HBT-on-SOI structure at a substrate voltage of VS = 0 V and of VS = 20 V. After [16]
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Figure 8: fT and fmax versus collector current density for a fully depleted HBT-on-SOI
structure at a substrate voltage of VS = 0 V, VS = 5 V, and of VS = 20 V. After [18].
Figure 9: fT and fmax versus collector current density for a fully depleted HBT-on-SOI
structure with increasing proton fluence. After [18].
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Table 3: Figures of merit of SiGe HBTs on thin-film SOI with CBEBC layout. After [4].
Figure of Merit (300 K)
β 390
fT (VCB=0.5 V) 35 GHz
fmax (VCB=0.5 V) 134 GHz
BV CEO 5.4 V
BV CBO 15 V
1.4.3 SiGe HBTs on thin-film SOI with CBEBC layout
Although the vertical cross-section of the devices discussed in this section is very similar
to conventional SiGe HBTs-on-SOI described in section 1.4.2, the top layout is altered to
optimize the ac performance, , as shown in the inset of Figure 10 [3]
In any HBTs-on-SOI, the emitter-collector distance limits the ac performance of the
transistor because of the length of the drift path in the case of the fully depleted device or
because of the R× CCJC delay time in the case of the partially depleted device [15][4].
To minimize the ac performance degradation caused by the absence of the true sub-
collector, these devices employ the novel CBEBC layout, reducing the distance LC between
emitter and collector (as shown in Figure 10) down to 0.4 µm [4][3]. This optimized layout,
however, significantly alters the current flow inside the device. Interestingly, in a bulk
SiGe HBT the current flow is essentially 1-D, vertical directly under the emitter, while in
a SiGe HBT-on-SOI with a conventional CBEBC layout (with the base contacts between
the emitter and the collector contacts) the current flow is 2-D, initially vertical under the
emitter and then horizontal along the SOI/BOX interface [15]. Conversely, the current flow
in a SiGe HBT-on-SOI with CBEBC layout is intrinsically 3-D in nature.
These HBTs are developed with the addition of only 4-mask layers on top of a 130 nm
SOI CMOS process, and feature a 150 nm SOI layer on top of a 400 nm SiO2 buried oxide
(BOX), as shown in Figure 10 [3]. The layout optimization results in the figures of merit
shown in Table 3.
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Figure 10: Cross-sectional TEM micrograph of the SiGe HBT-on-SOI with CBEBC lay-
out, from [4].
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CHAPTER II
DEVICE SIMULATION
In-depth understanding of modern semiconductor devices invariably requires the use of nu-
merical analysis because often analytical techniques are limited to 1-D problems and require
unrealistic assumption and approximations to reach a closed-form solution. In contrast, the
numerical techniques known as “Technology Computer Assisted Design” (TCAD) can solve
2-D and 3-D non-homogeneous problems even when physical phenomena such as lattice
heating, carrier drift and diffusion are tightly coupled. Since advanced numerical tech-
niques are frequently used in the present work, this chapter introduces the fundamental
concepts of device simulation. Then, the issues encountered in simulating devices oper-
ating in extreme environments are described. Finally, particular problems such as device
optimization or simulation of radiation phenomena often require custom device simulation
or post-processing techniques. An interesting example of a custom device simulation tech-
nique — the 3-D regional analysis of transit time — is presented. This technique is used to
identify the regions of device that limit the ac performance at room temperature and it can
easily be used to optimize the performance of a device operating in extreme environments.
2.1 Fundamentals of Device Simulation
TCAD is used to solve a numerical problem, defined as the set of equations describing
semiconductor physics, the physical domain of simulation, and the boundary conditions at
the extremes of the domain. The domain of simulation is approximated by a “grid” or
“mesh” of connected elements: a 2-D domain is usually divided into triangles or rectangles
and a 3-D domain into tetrahedra or prisms. In general, a finer grid with a larger number
of elements produces a more accurate solution of the problem.
The set of equations most commonly used is the so-called “Hydrodynamic Transport
Model” and comprises of the Poisson equation 1, the electron and hole continuity equations
2, the hole and electron current density equations 3, and the energy transport equations 4
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[37][68].
∇ · ε∇φ = −q (p− n+ND −NA)− ρtrap, (1)
∇ · ~Jn = qRnet + q ∂n∂t ,
−∇ · ~Jp = qRnet + q ∂p∂t ,
(2)
~Jn = qµn
(
n∇EC + kTn∇n+ f tdn kn∇Tn − 32nkTn∇ln (mn)
)
,
~Jp = qµp
(
n∇EV − kTp∇p− f tdp kp∇Tp − 32pkTp∇ln (mp)
)
,
(3)
~Sn = −5rn2
(
kTn
q
~Jn + f
hf
n κn∇Tn
)
,
~Sp = −5rp2
(−kTp
q
~Jp + f
hf
p κp∇Tp
)
,
~SL = −κL∇TL,
(4)
The unknowns n, p, φ, Tn, Tp, and TL are respectively the electron and hole density,
the electrostatic potential, the electron and hole carrier temperatures, and the lattice tem-
perature. The other quantities are parameters function of the material, doping and of the
unknowns.
The numerical simulator performs dc, ac and transient simulations of semiconductor
devices and circuits, solving for the unknowns.
2.2 Use of TCAD in Simulations of Extreme Environments
Reaching the numerical solution of semiconductor problems even at room temperature is
complex: the problems are intrinsically “ill-conditioned” because the electron and hole
carrier concentrations n and p typically vary more ten orders of magnitude across a fraction
of a micron [50]. This produces numerical instabilities that often prevent the solver to
converge to a solution. Moreover, a typical 2-D device simulation typically features a grid
with a number of elements between 50,000 and 100,000 resulting in very long computation
times.
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Simulation of devices operating in extreme environments can be even more challenging
[21]. For example, simulations of transistors operating at cryogenic temperatures exhibit
well-know convergence problems. A rule of thumb in creating a well-behaved grid is to
ensure that the voltage drop at the opposite side of each element is small compared to
kT/q. As the temperature decreases this rule is often violated to ensure that the number
of elements doesn’t become intractably large, resulting in degraded convergence [21].
Radiation studies are also plagued by numerical problems. Transient TCAD simulations
can be used to reproduce total ionizing dose phenomena. Electron-hole pairs are deposited
in the SiO2 oxides according to equations 5, where D is the dose rate, g0 is the generation
rate of electron-hole pairs, and E0 and E1 account for the electric field-dependent yield
[68]. Then, the Drift-Diffusion or the Hydrodynamic equations are solved both in silicon
and in SiO2 in order to evaluate the spatial distribution of positive charge trapped in the
oxides. However, since the energy gap of SiO2 is much larger than Si, the value of the holes
quasi-Fermi levels will be very close to numerical precision and therefore convergence will
be extremely slow.
Gr = g0DY (F )
Y (F ) =
(
F+E0
F+E1
)m (5)
TCAD simulations can also be used to study single event upset phenomena. In this
case, the electron hole-pairs are deposited in the silicon volume and they are collected at
the electrodes, generating transient current pulses. Since the SEU problem is intrinsically
three-dimensional, accurate solutions require large 3-D grids which results in very long
computation times.
In some cases it is possible to significantly shorten simulation times by using a quasi
3-D approximation. In this case the semiconductor transport equations are solved in the
cylindrical coordinate system assuming rotational symmetry, as shown in Figure 11 [50].
Thus, the exact solution to the 3-D cylindrical problem is obtained at a 2-D computational
cost.
The shortcomings of the quasi 3-D technique are obvious. First, it cannot be used for
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Figure 11: Schematic representation of a quasi 3-D simulation grid of a transistor with
annular layout.
devices with complex layouts. Moreover, it can only accurately model ion strikes along the
axis of symmetry. An ion strike outside the symmetry axis becomes a “ring” of ion strikes
because of the use of rotational symmetry, as shown in Figure 12. The only way to correctly
simulate arbitrary ion strikes is to use a 3-D grid.
2.3 3-D Regional Transit Time Analysis of SiGe HBTs on thin-film
SOI
As mentioned in the previous section, 2-D TCAD simulation cannot be used for a number
of analyses of devices with complex layouts, such as the one described in Section 1.4.3 [3].
In particular, ac analysis and optimization cannot be performed on this device using the
conventional 2-D TCAD simulation approaches described in [72].
In this section the 1-D regional transit time technique from [76][80] is been extended to
3-D in order to better understand the impact of advanced layouts on device ac performance.
3-D device simulations of the SiGe HBT-on-SOI with CBEBC layout have been per-
formed with the NanoTCAD package [52], using a binary tree mesh with local refinement
in the vicinity of the emitter-base (EB) and collector-base (CB) junctions as well as the
SOI/BOX interface. The doping profiles obtained from secondary ion mass spectroscopy
(SIMS) data are accurately reproduced with a truncated series of Gaussian functions. The
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Figure 12: The schematic representation on the left illustrates the issues of simulating an
arbitrary ion strike on a quasi 3-D simulation grid. Conversely, the 3-D grid shown on the
right can be used to simulate arbitrary strikes.
semiconductor physics models employed include doping-dependent carrier lifetimes, SRH
and Auger recombination, and mobility models featuring doping, electric field and carrier-
carrier scattering dependence. The doping profiles were further calibrated to accurately
simulate both forward and inverse Gummel characteristics, as shown by the close match
between measured and simulated forward current gain β in Figure 13. The simulated cutoff
frequency fT , also displayed in Figure 13, is derived from the emitter-collector transit time
τec according to the expression fT = 1/2piec.
The emitter-collector transit time τec is calculated in the quasi-static approximation by
performing a dc sweep on a discrete set of emitter-base voltages VBE . The VBC bias across
the base-collector junction can be arbitrarily chosen to match measurement conditions. For
each emitter-base voltage VBE a small-signal perturbation ∆V of 1 mV – small enough
for the quasi-static approximation to hold – is applied, resulting in an increase of the
collector current IC and in perturbations of the electron charge density n [76]. This approach
enables to calculate fT with a dramatic reduction in computation time with respect to
a full ac simulation, which requires the estimation of the linearized admittance matrix
Y = G + j2pifC at each voltage step VBE and at each frequency point f . Conversely, the
transit time technique used here requires little more than the time needed for a single dc
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Figure 13: Simulated cut-off frequency fT and current gain β compared to measured data
for a SiGe HBT-on-SOI with emitter area AE of 7×(0.17×0.85) µm2.
sweep on the VBE voltages. Since the perturbation ∆V is very small, the solutions for the
voltage steps VBE + ∆V converge in only a few iterations. This represents a dramatic
advantage because the number of mesh elements in a 3-D simulation is very large (often
more than 100,000) and consequently the computation time for a full ac simulation is
extremely long. In addition, if VBC is set to 0 V it is possible to simultaneously estimate
the current gain β and the cutoff frequency fT with the same dc simulation, significantly
reducing device calibration and optimization times. However, a more time-consuming ac
simulation provides the full set of s-parameters, enabling to extract other important figures
of merit such as fmax. The emitter-to-collector transit time τec is obtained by integrating
over the volume of the device the ratio of the perturbations of electron charge and collector
current caused by ∆V according to Equation 6. Obviously the challenge of extending the
1-D transit time analysis to 3-D lies in the numerical integration of Equation 6.
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τec =
∆Q
∆IC
=
∫∫∫
q∆n(∆ν)
∆IC(∆ν)
dxdydz, (6)
At first, the NanoTCAD simulator processes the binary tree mesh representing the tran-
sistor geometry, the equations describing the physical problem and the boundary conditions
and then solves the differential problem for the value of the electrostatic potential V , the
electron density n, and the hole density p on the nodes of the mesh. The integrand of
Equation 6 on the nodes of the mesh is obtained by simply subtracting the electron den-
sity n at voltage VBE from n at voltage VBE + ∆V and then multiplying by the quantity
q/∆IC . Next, the binary tree mesh structure is converted to a more simple tetrahedral
mesh structure, as shown schematically in Figure 14. The binary tree mesh structure used
by NanoTCAD is comprised of hexahedral elements (also known as “bricks”) with orthog-
onal faces. As shown in Figure 14 a), some elements may feature extra points in addition
to the 8 canonical vertexes because they are adjacent to “bricks” of smaller size. Once the
vertices of the element are correctly identified, as shown in Figure 14 b), the hexahedron
ABCDEFGH is split into 5 tetrahedra (ABCF, ADFH, AEGH, ACFH, and CGFH), as
shown in Figure 14 c) and Figure 14 d). This mesh simplification permits the use of more
convenient linear tetrahedral integration rules, as described in Equations 7.
∫∫∫
f(x, y, z)dxdydz ≈∑
E
4∑
i=1
wi,E f(xi, yi, zi)|E ,
wi,E = 14VE ,
(7)
The contribution of each tetrahedral element E is evaluated using a first-order quadra-
ture formula with equal weights (equal to 1/4 of the volume of the tetrahedron E) and
nodes coinciding with the vertices of the tetrahedron. However, the most valuable result of
this 3-D technique is not simply the evaluation of τec and fT (clearly useful) but especially
the ability to identify the contributions of each region of the device to the total transit time.
Before introducing the regional analysis of transit time, it is necessary to understand
the physical behavior of the SiGe HBT-on-SOI and in particular the current flow inside the
device. A peculiarity of SiGe HBTs-on-SOI with a fully depleted collector is that substrate
22
Figure 14: Graphical representation of the conversion from binary tree mesh to tetrahedral
mesh.
bias VS creates an electron accumulation layer at the SOI/BOX interface, providing a low
resistivity path to the top collector contact, significantly reducing the collector resistance
RC and increasing fT and fmax , as demonstrated in previous studies on devices with the
conventional CBEBC layout [18]. Figure 15 and Figure 16 compare the effects of VS on
the current density in an HBT with CBEBC layout biased at peak fT collector current,
plotting four 3-D isosurfaces corresponding to increasing |JN |. At VS = 0 V most of the
current flow in the z direction occurs in the center of the SOI layer, as shown by the
black arrow in Figure 15. Conversely, the current flow in the xy plane is confined to a
narrow region between the emitter and the collector contact. However, at VS = 20 V the
accumulation layer results in a downward shift in the z direction of the current flow, closer
to the SOI/BOX interface, as shown in Figure 16. Interestingly, the arrow in Figure 16
shows that the increased vertical electric field results also in a much larger spread of the
current on the xy plane.
While isosurfaces are a great tool for obtaining an overall view of the variation of a
scalar quantity in a three-dimensional space, visualization aids such as streamlines and 2-D
cuts can provide a more focused insight on the device behavior, as shown in Figure 17 and
Figure 18. In this situation the streamlines Σ represent the locus of points originating from
the emitter contact and tangent to the vector field and help one visualize the path of the
current flowing from emitter to collector. They are calculated through the simple Forward
Euler integration method described in Equations 8.
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Figure 15: Isosurfaces of the electron current density |JN | for VS = 0 V. The isosurfaces
surround the volume in which |JN | is respectively greater than 0.25, 0.15, 0.05, and 0.005
mA/µm2, as indicated by the legend.
Figure 16: Isosurfaces of the electron current density |JN | for VS = 20 V. The isosurfaces
surround the volume in which |JN | is respectively greater than 0.25, 0.15, 0.05, and 0.005
mA/µm2, as indicated by the legend.
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~p(S) = x(S)~ix + y(S)~iy + z(S)~iz,
~p(S + dS) = ~p(S) +
~JN
| ~JN | ·
(
dx~ix + dy~iy + dz~iz
)
,
(8)
Figure 17 and Figure 18 also show 2-D cuts of |JN | on the planes α, β, and γ parallel
to the xz plane. The streamlines and the 2-D cut on plane α of Figure 17 suggest that
at VS = 0 V most of the current flows from the side of the emitter facing the collector
contact and through the center of the SOI layer. The contribution of current flow from
the center and from the side of the emitter facing the base is smaller because of the larger
resistance encountered along these current paths. The 2-D cuts on planes β and γ show
that the current flow in the xz plane widens as it approaches the high doping collector
contact region. Conversely, Figure 18 shows that the streamlines noticeably shift downward
in the z direction as VS increases. In addition, the arrows in the 2-D cuts on planes α and β
indicate how the current flow is spreading widely on the xy plane at the SOI/BOX interface,
in accordance with Figure 16. The current flow becomes more uniform on plane γ because
of the high doping of the collector contact region. Figure 18 also shows that the current at
VS = 20 V flows mainly from the center of the emitter contact towards the accumulation
layer, rather than from the edges, in contrast with the behavior at VS = 0 V.
Figure 19 introduces the plot of accumulated delay in the device, described in [72][76][80][60],
which is a very powerful tool for analyzing the contribution of each region to τec and for
optimizing overall device performance. The line integral of q∆n/∆JC is evaluated along
the streamlines Σ, according to Equation 9, yielding the accumulated delay D.
D (S) =
q
∆IC
S∫
0
∆n (x(s), y(s), z(s))|Σ ds, (9)
In the 1-D analysis the final value of D is obviously equal to τec because there is only one
streamline which coincides with the entire 1-D simulation domain. While this doesn’t apply
to the 3-D case because the streamline samples only a small part of the device, D is still a
powerful tool for investigating what limits the overall ac performance. The color of the dots
in Figure 19 represents the normalized accumulated delay D along the various paths from
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Figure 17: Streamlines and 2-D cuts of the electron current density |JN | at a substrate
voltage VS = 0 V.
Figure 18: Streamlines and 2-D cuts of the electron current density |JN | at a substrate
voltage VS = 20 V.
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Figure 19: Cumulative transit time τec integrated along various current streamlines from
emitter to collector.
emitter to collector. To gain more quantitative insight, Figure 20 shows the accumulated
delay D calculated along the paths A and B of Figure 19, versus the curvilinear abscissa s,
for substrate voltages VS equal to 0 V and to 20 V. The plot clearly shows how the delays
resulting from the EB and CB space charge regions and from the transition between the
depleted and neutral collector have the largest impact on τec [60]. The increase of fT with
VS from simulations agrees with measurements.
Finally, Figure 21 and Figure 22 show 2-D cuts of q∆n/∆JC on planes yz in the vicinity
of the emitter contact (α), of high doping collector contact region (β) and on the plane xy
close to the SOI/BOX interface (γ). As expected, the cross-section on plane α shows the
delay contributions resulting from the proximity of the EB and CB junctions, while the
cross-section on β visualizes delays related to the transition between depleted and neutral
collector. In accordance with our previous findings, the value of the quantity q∆n/∆JC on
plane γ decreases with increasing VS because of the additional vertical electric field.
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Figure 20: Normalized cumulated delay D along current streamlines A and B at VS = 0
V and VS = 20 V.
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Figure 21: 2-D cuts of q∆n/∆JC on planes α, β, and γ for a SiGe HBT-on-SOI biased at
peak fT collector current and VS = 0 V.
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Figure 22: 2-D cuts of q∆n/∆JC on planes α, β, and γ for a SiGe HBT-on-SOI biased at
peak fT collector current and VS = 20 V.
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To conclude, the technique for the regional analysis of device transit time has been
extended to 3-D and used to study a SiGe HBT-on-SOI with novel CBEBC layout. The
asymmetric device layout results in an intrinsically 3-D current flow so that the analy-
sis and optimization of this transistor requires full 3-D TCAD simulations and advanced
visualization techniques. The impact of the various regions of the device on the overall
emitter-collector transit time has been studied at different substrate bias conditions.
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CHAPTER III
OPERATION AT CRYOGENIC TEMPERATURES
Electronic circuits designed to operate at cryogenic temperatures are presently employed
in satellite systems, space exploration, precision instrumentation, detector electronics, and
very low noise receivers for astronomy. The volume of these applications is very small
compared to the global semiconductor market but this niche fulfills important scientific,
commercial, and military needs. Obviously, these circuits rely on high-performance and
reliable electron devices and SiGe technology can potentially play a role in this field.
The performance of Si BJTs significantly degrades at cryogenic temperatures: the cur-
rent gain β and the cutoff frequency fT decrease and the base resistance increases. Con-
versely, the bandgap modulation introduced by the presence of germanium in the base
has in general a positive impact on the figures of merit of SiGe HBTs operating at low
temperatures [23][24].
This chapter covers the experimental studies of cryogenic temperature operation of SiGe
HBTs-on-SOI presented in [6] and the analysis of reliability of SiGe HBTs-on-SOI at room
and cryogenic temperature discussed in [13].
3.1 Cryogenic Temperature Operation of SiGe HBTs-on-SOI
This section describes how the performance of SiGe HBTs fabricated on SOI has been mea-
sured at cryogenic temperatures down to 20 K for the first time [6]. The device investigated
is described in Section 1.4.2 and features a fully depleted collector with an average doping
NC = 1.5× 1017cm−3 and an emitter of area AE of 0.16 × 0.8 µm2.
The devices were wirebonded to a dual-in-line package and placed in a custom Advanced
Research Systems cryogenic test station with a Lakeshore 331 Temperature Controller. An
Agilent 4155C Semiconductor Parameter Analyzer was employed for dc measurements.
Figure 23 shows the forward Gummel characteristics for a fully depleted HBT-on-SOI
for the range of temperatures between 300 K and 20 K. Interestingly, even at very low
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Figure 23: Forward Gummel characteristics in the temperature range between 20 K and
300 K for VS equal to 0V and 20 V.
temperatures, the forward mode behavior of the transistor shows a remarkably ideal base
current, despite the high peak base doping level (NB >5 × 1018cm−3). This low level of
leakage can be explained by the use of a lightly doped epitaxial spacer layer between the
base and emitter regions, which reduces parasitic recombination and field-assisted tunneling
at low temperatures. Since the doping level of the emitter and base is well above the Mott
transition, freeze-out at deep cryogenic temperatures produces limited impact on the base
and emitter resistances.
Conversely, the light collector doping used by the fully depleted HBT-on-SOI increases
the importance of quasi-saturation and heterojunction barrier effects (HBE) at low tem-
peratures. The first phenomenon is caused by the voltage drop over the collector resistance
RC , which internally forward biases the CB junction, while the second phenomenon orig-
inates from the collector current exposing the valence band barrier at the collector-base
heterojunction at high injection [45][39][41]. Both these effects result in a decrease in col-
lector current and an increase in base current, which are then amplified by the reduction in
temperature. In fact, the large increase in IB at 20 K can be explained by an enhancement
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Figure 24: Transconductance per unit area versus collector current density JC for a fully-
depleted SiGe HBT-on-SOI in the temperature range between 20 K and 300 K.
of both quasi-saturation and HBE with cooling. According to [33], RC should increase
significantly below 50 K. Moreover, the increase in IB resulting from HBE is exponentially
coupled to the valence band barrier over kT [46]. It should also be noted that the increase
of the substrate voltage VS results in a slight reduction of the IB increase and IC decrease,
as shown in Figure 23.
It should also be noted that the improvement in the analog figure-of-merit βVA with
cooling suggests that this device may be successfully employed for amplifier design at low
temperatures. Moreover, the transconductance of the device, shown in Figure 24, increases
with cooling from about 40 mS/µm2 at room temperature to more than 70 mS/µm2 at 20
K, as expected.
Such increase makes the device interesting for high-gain analog applications at cryogenic
temperatures. Figure 24 also confirms the presence of HBE, which produces a sharp dip in
the transconductance at low temperature and at high current densities. Interestingly, the
current density JHBE at which the dip occurs decreases with decreasing temperature, unlike
that found in conventional vertical SiGe HBTs [39][41]. In bulk SiGe HBTs, the increase in
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JHBE with cooling can be explained by the enhancement of the saturation velocity at low
temperatures, which leads also to a larger Kirk effect onset current. Since a comparable
SiGe HBT-on-SOI featuring a high doping collector has shown the same trend of the bulk
devices, it may be argued that the discrepancy in JHBE behavior is resulting from collector
doping and the difference in the electric field in the depleted collector region.
The Gummel characteristics in inverse mode (emitter and collector swapped) are not
nearly as ideal as in forward mode: in particular the large amount of base leakage suggests
that the collector-base junction is populated by a significant density of traps and that
field-assisted tunneling is an important issue at low temperatures. Given that this device is
fabricated on an SOI substrate, it is reasonable to wonder about the possible introduction of
defects in the collector during the SOI fabrication itself. Neutral base recombination (NBR)
measurements are used to investigate the presence of traps in the neutral base and in the
collector-base space charge region. As displayed in Figure 25, the base current normalized
with the value at VCB = 0 V versus VCB shows an increasing negative slope with lower
temperatures — a telltale signature of the presence of NBR [70][40].
Furthermore, analysis of avalanche multiplication has been used to shed light on the
effect of substrate bias VS on electric field and on current flow across temperature.
Figure 26 plots collector current IC versus VCB at fixed emitter current IE at 300 K and
at 180 K, providing important insights into the behavior of M-1 at room and at cryogenic
temperatures.
In agreement with the explanation presented in Section 1.4.2, Figure 26 a) shows that
at room temperature for VS = 0 V, an increase in VCB up to roughly 5 V produces little
change in the avalanche current because as the collector is fully depleted, the voltage across
the collector-base junction is pinned. Further increases in VCB increase the electric field in
the lateral path and eventually M-1. Conversely, when VS is increased the accumulation
layer will alter the potential in the collector, applying most of the external VCB voltage to
the collector-base junction and significantly increasing the electric field in the vertical path
and consequently M-1 [16].
Measurements on bulk devices at low temperatures have shown that when the substrate
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Figure 25: Base current IB normalized with the IB value at VCB = 0 V versus VCB,
highlighting the presence of NBR.
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Figure 26: IC versus VCB for substrate bias VS equal to -10 V, -2 V, 14 V, and 20 V at
300 K (a) and at 180 K (b).
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Figure 27: M-1 versus collector-base voltage VCB for a fully depleted HBT-on-SOI at 40
K and 300 K for grounded substrate and for biased substrate with VS equal to 20 V.
is grounded, M-1 increases monotonically at lower temperatures as a result of a longer
mean free path. The impact of cryogenic temperatures on SOI devices is more complicated
because the substrate voltage appears to have smaller effects than at room temperature, as
shown in Figure 26 b), probably as a result of different current flow paths. In particular,
the shape of IC suggests that even at VS equal to 20 V the electric field in the lateral path
seems dominant in avalanche multiplication.
The extracted M-1 is shown in Figure 27, which displays behavior consistent with Fig-
ure 26. At low substrate bias VS , the decrease in temperature enhances avalanche multi-
plication at higher collector bias, resulting in a higher M-1. Yet at high VS , M-1 at low
temperatures is smaller than at room temperature for low VCB, but higher for high VCB,
in agreement with the data shown in Figure 26.
Although self-heating is obviously a concern for all SOI devices, at low temperatures the
thermal conductivities of both silicon and SiO2 naturally increase. As shown in Figure 28,
the thermal resistance RTH , extracted using the technique detailed in [81], decreases sig-
nificantly with cooling. Even though RTH is about five times that of a comparable bulk
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Figure 28: Thermal resistance of a fully depleted SiGe HBT-on-SOI in the temperature
range between 50 K and 300 K.
device, we can expect some mitigation of any self-heating triggered reliability issues at low
temperatures, clearly good news for cryogenic applications.
To conclude, the cryogenic operation of a fully depleted SiGe HBTs-on-SOI has been
investigated for the first time by analyzing the behavior of dc parameters such as the current
gain, the transconductance, and M-1 at low temperatures. The effects of the substrate
bias have been examined as a tool to understand the current flow in the two-dimensional
collector. The thermal resistance of the device was extracted in the range of temperatures
between 50 K and 300 K. The high current gain and transconductance suggest that this
device is suitable for the design of high-gain amplifiers at low temperatures.
3.2 Reliability at Room and Cryogenic Temperatures
Clearly, before any new technology can be used in any type of application, it must be
proven reliable. For example, the effect of substrate bias during room temperature stress on
fully depleted SiGe HBTs-on-SOI was discussed in [16], showing that a grounded substrate
appears to be the worst-case stress condition. The present section describes how, for the
first time, SiGe HBTs-on-SOI were stressed at 77 K and compared with stress applied at
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Figure 29: Effects of stress on the Gummel characteristics of a fully depleted SiGe HBT-
on-SOI after a 4 hour stress sequence, at both 300 K and at 77 K.
300 K, noting the effects on IB, current gain, and avalanche multiplication. The effects of
stress on the ac characteristics are also investigated, and comparisons are made to more
conventional reliability burn-in techniques [13].
The devices were subjected to mixed-mode stress [32][92]. This technique is based
on simultaneous application of both high current density and collector-base voltage, and
is thought to emulate actual mixed-signal circuit operation in a better way than more
traditional stress techniques [82][53] . Measurements were performed with an Agilent 4155
Semiconductor Parameter Analyzer and a closed-cycle cryogenic test system. All devices
showed negligible degradation until a current as high as IE = 4 mA, which is about 20
times the peak fT current, was applied. Overstressing was applied also in reliability studies
of the bulk SiGe HBTs that share the same emitter and base profiles, but in that case the
stress current needed was only 4-5 times the peak fT current [92].
Figure 29 shows the effect of mixed-mode stress at IE = 4 mA and VCB = 3 V for the
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fully depleted device at 300 K and at 77 K. The forward and inverse mode Gummel char-
acteristics were measured at 40 logarithmically spaced points over a total stress time of 4
hours. The figure displays a small increase in the base current at low VBE and the presence
of significant spontaneous damage recovery. The other most notable effect is the increase
in the quasi-saturation effect at high VBE , resulting from an increase in collector resistance
RC . This degradation is especially relevant for the fully depleted SiGe HBT-on-SOI device,
which is characterized by a larger RC than a comparable bulk device because of lower col-
lector doping. This damage shows no sign of recovery and becomes more significant at low
temperatures resulting from additional collector freeze-out. The stress-induced base current
of the partially depleted device behaves similarly; however, the increase in RC appears more
modest, resulting from its higher collector doping. The presence of spontaneous damage
recovery has been consistently observed in multiple devices at different temperatures. Yet,
interestingly, the amount of recovery is shown to vary substantially between samples. Al-
though the exact amount of IB degradation cannot be reliably predicted (this is in itself
a potential reliability issue), the amount of leakage current is modest and confined to a
low-current region rarely employed in actual circuit design. The presence of fluctuations in
the excess base current such as those shown in Figure 30 was reported in [92] and attributed
to a process of bond breaking and creation of a dangling silicon bond at the Si-SiO2 in-
terface, followed by re-passivation of such dangling bonds. The high junction temperature
reached during mixed-mode stress because of the large RTH of the device could enhance
the re-passivation process, as suggested in [82].
As further argued in [82], fluctuations would be observed, especially if the number of
interface traps is small and the rates of generation and annealing are slow. The inverse mode
operation is similarly affected by both degradation and recovery. However, since the inverse
mode Gummel characteristics already show a high base leakage current, possibly resulting
from interface defects introduced by the SOI fabrication process, the relative degradation
introduced by stress is negligible.
Given the limited impact of mixed-mode stress on this device (clearly good news from
a reliability point of view), more traditional reverse emitter-base bias stress, as described
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Figure 30: Ratio of post-stress and pre-stress base current extracted at a voltage VBE
such that IB,pre is 20 pA.
in [53], was also applied. By using an increasing VEB the damage threshold to reverse EB
bias stress was determined to be between 3 and 4 V, as shown in Figure 31. In direct
contrast to mixed-mode stress, this stress mechanism results in large degradation without
any sign of recovery, possibly because self-heating effects are less important during reverse
emitter-base bias stress. Unlike for mixed-mode stress, no change in the collector resistance
was observed. Interestingly, mixed-mode stress was applied after reverse EB bias stress,
resulting in a sharp reduction of the non-ideal IB component and confirming the presence
of an underlying self-annealing mechanism.
Calibrated TCAD simulations were used to show that because of the reduced collector
doping and of the nature of 2-D doping profile of the folded collector, the peak of the electric
field is situated far from the emitter-base spacer in the case of mixed-mode stress, as shown
in Figure 32, while it is obviously adjacent to the EB spacer for the reverse EB bias stress,
consistent with our data.
Comparing simulations of these SiGe HBTs-on-SOI with those of a corresponding bulk
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Figure 31: Excess base current of a fully depleted SiGe HBT-on-SOI stressed for 1000
seconds with VEB=4 V.
Figure 32: Electric field contour of a fully depleted SiGe HBT-on-SOI biased at IE = 1
mA and VCB=3 V.
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device, as described in [92], one can easily observe that the electric field distribution and
the position of its peak are significantly altered by the differences in the collector profiles.
Since mixed-mode stress combines high current operation with large collector-base bias,
it is not surprising that the collector doping affects the extent of the stress damage in a
fundamentally different manner.
The effects of stress on ac performance have also been investigated under mixed-mode
stress, using a fixed stress time of 1,000 seconds. As shown in Figure 33, an emitter current
IE of 8 mA (about four times the peak fT current) and VCB of 2 V result in negligible
changes in both fT and fmax. The increase of VCB to 3 V with IE = 8 mA results in a small
but noticeable decrease in fmax, suggesting that the degradation process has a threshold
situated between 2 V and 3 V. The increase of the emitter current to higher values results
in only a slightly lower fT and in a more noticeable reduction in fmax, indicating negligible
damage in the intrinsic device [92]. The degradation of fmax for low JC could be resulting
from stress-induced changes in the base resistance rbb, either in the extrinsic or intrinsic base
region (or both). The slight change in fmax at high JC is caused by the observed increase
in the collector resistance RC . The partially depleted device shows a similar behavior, with
small decreases in fT and fmax. Due to the higher doping of the collector, peak fT is larger
and occurs at a higher current density.
To conclude, both fully depleted and the partially depleted SiGe HBTs-on-SOI show
little degradation under applied mixed-mode stress. The observed larger degradation shown
by IB under reverse emitter-base bias stress is expected, but is of less concern because this
operational mode is seldom encountered in normal circuit operation. The effects of mixed-
mode stress on M-1 and on ac performance have also been discussed.
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Figure 33: Effects of mixed-mode stress on fT and fmax of a fully depleted SiGe HBT-
on-SOI.
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CHAPTER IV
OPERATION AT HIGH TEMPERATURES
Numerous emerging applications require IC operation above standard commercial or mil-
spec temperatures (+85◦C or +125◦C, respectively), including: under-the-hood automotive
electronics, all-electric-aircraft electronics for aerospace, power switching and control, nu-
clear power, radar systems, planetary exploration, and importantly these days, oil well
logging and drilling [17]. In the latter case, disruptive innovations in the current practice of
down-hole drill sensing could be provided by highly-integrated electronics packages robust
to 200-300◦C. This chapter investigates the impact of high temperatures on the dc, ac, [8]
and 1/f noise performance of SiGe HBTs-on-SOI [7].
While bandgap engineering, as mentioned in Chapter 3, improves SiGe HBTs figures of
merit at low temperatures, it necessarily degrades device performance at high temperatures.
Moreover, the introduction of SOI substrates obviously raises self-heating concerns.
4.1 High Temperature Operation of SiGe HBTs-on-SOI
As mentioned in Section 1.1, high temperatures would intuitively seem to naturally disfa-
vor the use of SiGe HBTs (for the same reason that their operation is favorably affected
by cooling). Yet recent work has shown that operation of bulk SiGe HBTs at temperatures
above 125 ◦C is potentially possible [17]. Clearly, however, bulk SiGe HBTs suffer from
collector-substrate leakage at elevated temperatures, potentially compromising their useful-
ness for analog design. In the present section, we demonstrate that SiGe HBTs-on-SOI are
in fact much better suited for a wide variety of high-temperature applications, to operating
temperatures as high as 330 ◦C [8].
This section presents the first investigations on the high-temperature performance of
SiGe HBTs-on-SOI, from both dc and ac points of view. All devices were measured on-
wafer with an Agilent 4155C (for dc) and with an Agilent 8510 VNA (for ac), using a probe
station capable of reaching 330 ◦C (for dc) and 200 ◦C (for ac limited by probes).
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Figure 34: Forward Gummel plot of low NC SiGe HBT-on-SOI. The inset shows IB for
VS = 0 V and 20 V at 50 ◦C and 250 ◦C.
The forward Gummel characteristics of the fully depleted SiGe HBT-on-SOI, over the
temperature range of 27 ◦C to 330 ◦C, are shown in Figure 34. Device temperature is
estimated (based on extracted RTH ranging from 16,000 K/W at 27 ◦C to 20,000 at
330 ◦C) and is shown in 10 ◦C increments in Figure 34. As expected, the turn-on voltage
decreases at higher temperatures, because of the increase in intrinsic carrier density ni. The
large current drive achievable at 330 ◦C indicates that the impact of additional scattering
at high temperatures on the mobility and hence on series resistances is negligible, clearly
good news.
An applied VS alters the current flow path [16], reducing the collector resistance RC
and partially mitigating quasi-saturation effects associated with the folded collector. But
high temperatures, as shown in the insert of Figure 34, greatly decrease the impact of VS
on both the increase of IB and the decrease of IC . TCAD simulations confirm that the
reduction of the substrate bias effect is caused by the large amount of the electron charge
injected in the SOI layer at 330 ◦C, which effectively lowers RC . The devices also showed
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Figure 35: Forward Gummel plot of fully depleted SiGe HBT-on-SOI at 330 ◦C at VCB
= 0 V, 0.5 V, and 0.8 V compared to a bulk device.
no sign of metallization-failure-induced bias instabilities at high temperatures: the devices
were operated under bias for 1 hour at 330 ◦C, and showed no changes.
Another advantage of the SOI device is the elimination of the collector-substrate junction
leakage resulting from space-charge generation and from band-to-band thermal generation,
which can be a serious concern for bulk devices in analog circuits [17]. As shown in Figure 35,
IC increases by only a small amount when the VCB rises, in contrast with comparable bulk
devices [17].
Figure 36 shows M-1 for the fully depleted device extracted using the technique from
[55]. The measurement was taken at fixed IE = 4 µA, which is large enough to minimize the
impact of the leakage current ICBO, as can be seen from Figure 35, but still small enough
to avoid self-heating.
As discussed in [16], substrate voltage influences greatly M-1 in the low NC device: as
VS increases, the peak of the electric field shifts laterally in the SOI layer, resulting at 27
◦C in the characteristic change of shape of M-1 from VS = -10 V to VS = 20 V, which can
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crosses indicate base current reversal.
be seen in Figure 36 (circles). The temperature dependence of M-1 in the fully depleted
device is extremely complicated because of the 2-D nature of the current flow. We note
that for positive substrate bias, the external vertical electric field becomes dominant and
M-1 first increases until it reaches the classic arc-shape typical of bulk SiGe HBTs. We
can observe that temperature has two effects on M-1: 1) it reduces the amount of impact
ionization, as confirmed in the TCAD simulation in Figure 37, and 2) it increases the effect
of the substrate bias VS , as can be inferred from the increase of M-1 at VS = 20 V and VCB
= 5 V, leading to an M-1 shape similar to that of a bulk SiGe HBT.
Conversely, Figure 38 shows that the behavior of M-1 for the partially depleted device
is similar to a vertical bulk device and decreases monotonically with temperature.
Figure 38 shows that since β decreases with temperature, the base current reversal point
will occur at a higher M-1 to compensate for the reduction in current gain.
Figure 39 displays the breakdown voltages for both devices as a function of temperature
and VS , showing a very different behavior for the different collector doping levels. The
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Figure 37: TCAD simulation of electron ionization coefficient in a low NC HBT-on-SOI
at temperature of 27 ◦C (300 K) and 227 ◦C (500 K) for a substrate voltage VS = 20 V.
1.0 1.5 2.0 2.5 3.0 3.5
VCB (V)
10-4
10-3
10-2
10-1
M
 -  
1
T = 27 °C
T = 50 °C
T = 100 °C
T = 150 °C
T = 200 °C
AE=0.16x0.8 µm
2
High Doping
T↑
IE = 4 µA
Figure 38: M-1 of high NC SiGe HBT-on-SOI at 27 ◦C, 100 ◦C, 150 ◦C, and 200 ◦C. The
crosses indicate base current reversal.
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higher NC devices show a decreasing BV CEO with temperature, in agreement with the pre-
vious studies on high-performance bulk SiGe HBTs [17]. In contrast, the low NC devices
show significant dependence on VS . While at a VS lower or equal to zero (depleted collec-
tor) BV CEO decreases only slightly, at positive VS (accumulated collector) the breakdown
voltage reduces significantly, consistent with the typical behavior of partially depleted or
bulk devices [17]. This is expected since in accumulation the external vertical electric field
dominates the device behavior, in accord with findings in previous studies [16].
Finally, Figure 40 shows peak fT and fmax in the temperature range between 27 ◦C
and 200 ◦C for the fully depleted device. While positive substrate voltage VS improves
the ac performance of the device, temperature leads to a decrease in both fT and fmax,
consistent with data on bulk devices in [17]. Extraction of the forward transit time τF shows
a significant increase at higher temperatures, which is likely caused by the degradation of
τB resulting from enhanced scattering and the mobility degradation.
To conclude, the high-temperature operation of SiGe HBTs-on-SOI has been analyzed
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Figure 40: Transistor peak fT and fmax of low NC SiGe HBT-on-SOI in the temperature
range between 27 ◦C and 200 ◦C.
from both an ac and dc perspective. The experimental data presented demonstrates that
while operation at elevated temperatures yields an inevitable degradation in current gain,
the resultant frequency response and breakdown voltages remain acceptable from a circuit
perspective up to a temperature as high as 200 ◦C to 300 ◦C.
4.2 1/f Noise at Room and High Temperatures
This section investigates in detail the 1/f noise performance of SiGe HBTs-on-SOI. For the
first time, the low-frequency noise characteristics of both fully and partially depleted SiGe
HBTs-on-SOI are measured both in forward and in inverse mode. To fully understand 1/f
noise, the thin-film SOI devices are compared with bulk HBTs to evaluate how the different
device structure affects 1/f noise performance. Furthermore, the impact of substrate voltage
and collector doping and is analyzed. Finally, the impact of high temperatures on 1/f noise
in the forward and inverse mode is studied [7].
Investigating the low-frequency noise characteristics of SiGe HBTs-on-SOI is important
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Figure 41: Dual channel low-frequency noise measurement setup. The noise voltage signals
on the series resistors RBN and RCN is fed to Perkin Elmer low noise amplifiers model 5113
and measured by a dynamic signal spectrum analyzer Agilent 35670A. The device under
test is biased by a semiconductor parameter analyzed Agilent 4155. All the instruments are
computer-controlled [19].
not only from an application perspective (because of 1/f noise up-conversion at RF fre-
quencies and the consequent detrimental effect on the spectral purity of the system), but
also because it can shed light on the fundamental differences between SiGe HBTs-on-SOI
and conventional bulk SiGe HBTs.
Both fully and partially depleted SiGe HBTs-on-SOI [15] are biased with a Agilent
4155 Semiconductor Parameter Analyzer and measured on a temperature controlled chuck
capable of reaching 200 ◦C. Noise voltage signals on a metal film base series resistance RBN
of 500 kΩ and on a collector series resistance RCN of 1 kΩ are amplified by Perkin Elmer
low noise amplifiers model 5113 and fed to an Agilent 35670A Dynamic Signal Analyzer,
covering the frequency range between 1 Hz and 52 kHz, as shown in Figure 41 [19].
In order to assess any possible degradation in low-frequency noise introduced by the
folded collector structure, a fully depleted SiGe HBT-on-SOI with an emitter area AE =
0.16 × 1.6 µm2 is compared to an equivalent vertical SiGe HBT with AE = 0.2 × 1.2 µm2.
As shown in the inset of Figure 42, the Gummel plot normalized by area reveals signif-
icant discrepancies between the collector and base current of the devices, indicating that
although the HBTs supposedly share the same emitter, base and germanium profiles, the
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Figure 42: Base current noise power spectral density SIB normalized by emitter area and
interpolated at 10 Hz versus base current IB for both a fully depleted HBT-on-SOI and a
bulk (vertical) SiGe HBT, both measured at room temperature. The inset compares the
Forward Gummel plots of the two devices.
different fabrication process introduces some unintended changes.
The reduced collector current IC of the SOI device possibly suggests a slightly smaller
germanium fraction at the side of the neutral base facing the emitter, which might be
attributed to fabrication issues during the emitter formation process [86]. This is consistent
with the significantly lower base current IB which could be ascribed to a thicker undesired
interfacial oxide (IFO). The inset also shows clearly that the SOI device exhibits a worse
base current ideality compared to the bulk device whose base current is remarkably ideal.
There are two factors which are responsible for the reduced non-ideality of the base current
of the SOI device: the slight change of slope of IB occurring in mid-injection condition and
the small kink in IB shown at a VBE = 0.8 V before the onset of the quasi-saturation and
HBE effects. Both these non-idealities could be explained by a thicker IFO, as reported in
[86]. This hypothesis is confirmed in Figure 43 by the plot of the ratio of the base currents
of the SOI device and the bulk HBT versus temperature. The noticeable increase in base
current density at high temperature suggests the presence of a thicker IFO, according to
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Figure 43: Comparison of the ratio of the collector and base currents of the HBT-on-SOI
versus the bulk SiGe HBT as a function of temperature. The noticeable increase in the
base current ratio suggests the presence of a thicker interfacial oxide at the emitter base
interface of the SOI device.
the discussion presented in [2]. Furthermore, as reported in [89], 1/f noise has been proven
to display a uniform exponential dependence on IFO thickness.
Given that previous studies have demonstrated how the substrate voltage VS alters
both dc and ac characteristics, it is relevant to investigate the possible impact of VS on low-
frequency noise. As shown in Figure 4, the substrate voltage shifts the current flow from
the center of the device to the SOI/BOX interface. Thus, the collector current noise could
potentially be affected by the presence of interfacial traps at the SOI/BOX interface, which
could lead in principle to an increase in 1/f noise. As displayed in Figure 44, 1/f noise has
been measured at different substrate bias VS . Interestingly, the 1/f noise spectra reported
show negligible variation for a range of VS from -10 V (depletion) to 20 V (accumulation),
which is clearly good news because the improvement in collector resistance, current gain
roll-off and ac performance comes at no cost as long as 1/f noise is concerned. This result
also suggests that the impact of traps at the substrate interface is inconsequential compared
to traps in proximity of the EB junction.
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Figure 45 shows the base current noise power spectral density SIB of fully depleted
HBTs-on-SOI interpolated at 10 Hz versus emitter area AE for increasing base current bias
IB. The data shows a reciprocal emitter area dependence which is typical of most SiGe
HBTs, as reported in [89][27][38].
The temperature dependence of the 1/f noise in SiGe HBTs-on-SOI has also been
investigated in the temperature range between 27 ◦C and 200 ◦C, as shown in Figure 46.
Interestingly, although the SIB noise spectrum maintains a I2B dependence through the
whole base current range, it increases noticeably for low temperatures at high current levels
(IB >1 µA), where the base current exhibits a hump because of the combination of the
quasi-saturation and HBE effects. This behavior in SIB disappears at 200 ◦C in accord
with the fact that HBE is mitigated by higher temperatures. Finally, as displayed in the
inset of Figure 46, SIB extracted at high current levels (IB = 20 µA) follows a 1/T trend.
Figure 47 compares the 1/f noise characteristics of fully depleted and partially depleted
HBTs-on-SOI. As discussed in previous studies, the higher collector doping of partially
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Figure 46: Base current noise power spectral density SIB interpolated at 10 Hz versus base
current IB for a fully depleted HBT-on-SOI measured in the temperature range between 27
◦C and 200 ◦C, showing a clear I2B dependence. The inset shows that at high currents SIB
exhibits a 1/T trend.
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Figure 47: Base current noise power spectral density SIB interpolated at 10 Hz versus base
current IB for a fully depleted (low NC) and a partially depleted (high NC) HBT-on-SOI
measured at room temperature, showing a clear I2B dependence. The inset compares the
Forward Gummel plots of the two devices.
depleted devices results in lower collector resistance and lower quasi-saturation and HBE
effect, as shown in the inset of Figure 47, in better ac performance but in higher impact
ionization [16]. From an application perspective its very relevant to notice that the choice
between fully and partially depleted collector comes with no tradeoff as long as 1/f noise
performance is involved.
This result is consistent with the limited impact of substrate voltage on 1/f noise shown
in Figure 44, and suggests that while care should be taken in the fabrication process to obtain
the same EB interface quality as in the bulk devices, the adoption of a folded collector
structure per se does not degrade low-frequency noise performance, which is good news.
Figure 48 shows the 1/f noise spectrum for the Inverse Gummel mode. Although
the inverse mode operation of SiGe HBT has recently been analyzed in [1] for possible
applications, our focus in this paper is limited to comparing the HBT-on-SOI and the bulk
device to investigate the possible presence of defects caused by the different fabrication
processes.
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Figure 48: Base current noise power spectral density SIB interpolated at 10 Hz versus base
current IB for a fully depleted HBT-on-SOI and a bulk HBT operated in the Inverse Mode
(emitter and collector swapped) and measured at room temperature, showing different IB
dependences. The inset compares the Inverse Gummel plots of the two devices.
As shown by the inset, the inverse mode IB shows a large leakage which is a telltale
of significant presence of traps in proximity of the physical CB junction. Moreover, the
inverse mode collector currents of the two devices do not match, which is expected given
the different physical collector doping of the devices. The measured low noise spectra show
a clear 1/f frequency dependence and since the devices possess a significant gain even in the
inverse mode, SIB and SIC show very good coherence, proving the inverse mode base current
is the dominant noise source. Since estimating the inverse mode “emitter areas” is no trivial
task, the 1/f spectra could not be normalized by area. Although it would be preferable
to have device with identical dimensions, its important to remark that the geometries of
the two devices are quite similar, with a difference in forward mode emitter areas of only
6.25 %. Interestingly, the two devices exhibit a qualitatively different low-frequency noise
behavior. While 1/f noise in the bulk device follows a clear I2B dependence, the HBT-on-
SOI shows a I2B trend only at high IB with a linear dependence on IB at low base current
suggesting that in this current range noise originates from carrier mobility fluctuations. The
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Figure 49: Base current noise power spectral density SIB interpolated at 10 Hz versus
base current IB for a fully depleted (low NC) HBT-on-SOI operated in the Inverse Mode
(emitter and collector swapped) and measured in the range of temperatures between 27 ◦C
and 200 ◦C. The inset compares the behavior of the Inverse Gummel plots with increasing
temperature.
IB dependent 1/f noise spectrum is consistent with the presence of a large leakage current
resulting from space-charge region G/R recombination centers as observed in [42][36] and
in previous studies on the proton irradiation response in bulk SiGe HBTs [89][38]. Finally,
Figure 49 analyzes the temperature dependence of the inverse mode low-frequency noise in
the fully depleted HBT-on-SOI in the temperature range between 27 ◦C and 200 ◦C.
The trend shown in Figure 48 changes significantly with temperature: SIB shows a linear
dependence with IB in the whole IB range, instead of showing a quadratic dependence at
high IB. This behavior can be explained observing the trend in the Inverse Gummel plot
with temperature shown in the inset of Figure 49. As expected the leakage component of
the base current increases significantly with temperature, leading to a linear IB dependence
in SIB. Also, in accord with the behavior shown in the forward mode in Figure 48, the
low-frequency noise decreases with temperature.
To conclude, the low-frequency noise characteristics of both fully and partially depleted
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SiGe HBTs-on-SOI have been reported for the first time, comparing the novel folded col-
lector structure with traditional vertical structure and analyzing the impact on 1/f noise
of substrate voltage, collector doping and temperature. HBTs-on-SOI exhibit higher noise
compared to bulk devices possibly because of the presence of a thicker interfacial oxide at
the emitter-base junction. On the other hand, collector doping and substrate bias, which
dramatically affect the ac and dc performance of SOI devices, are shown to have no impact
on 1/f noise. As reported in literature, 1/f noise measured in the forward active mode
shows a quadratic dependence on base current IB and an inverse dependence on emitter
area AE . Finally, to gain more insight on the fabrication process, the low-frequency noise in
the inverse mode is measured, showing that the large base leakage translates in a significant
noise spectrum SIB which follows an IB dependence at low base currents followed by a I2B
dependence at high currents.
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CHAPTER V
OPERATION IN RADIATION ENVIRONMENTS
Electronic devices and circuits requiring a high degree of radiation hardness are used for
satellite navigation, telecommunication and instrumentation, for aerospace and planet ex-
ploration, for radiation detectors, for nuclear power plants, and for particle colliders. Ra-
diation environments are characterized by exposure to γ-rays and x-rays, α particles, β
particles, electrons, neutrons, and protons with varying levels of fluences.
Radiation affects electron device through three failure mechanisms: total ionizing dose
(TID), displacement damage, and single events effects (SEE). Total Ionizing Dose is related
to the amount of traps and positive charge created in SiO2 by the amount of radiation and
leads to increased leakage current in bipolar transistors. Displacement damage refers to
the formation of defects and doping deactivation caused by the interaction of particles with
heavy mass with the semiconductor lattice. Finally, single events effects include transient
or permanent circuit malfunctions resulting from the generation of electron-hole pairs in
silicon [26].
This chapter initially discusses the total ionizing dose hardness of SiGe HBTs fabricated
on thick-film SOI and on thin-film SOI. Thin-film devices with both the conventional and
the CBEBC layout are also investigated. Then, TCAD simulation studies of single event
upset on thin-film devices with CBEBC layout are presented.
5.1 Total Ionizing Dose Response of HBTs on thick-film SOI
This section presents an analysis of the impact of radiation on the complementary SiGe
HBTs fabricated on thick-film SOI introduced in Section 1.4.1 and compares the radiation
response of SiGe HBTs fabricated on thick- and thin-film SOI substrates [11].
Previous studies of this complementary technology focused exclusively on the depen-
dence of 1/f noise on transistor size and temperature and on the degradation of the low-
frequency noise after 63.3 MeV proton irradiation [91][90].
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The work presented in this section addresses more generally the impact of irradiation
on the ac and dc device performance, particularly as it relates to analog circuit design,
and inherent differences between npn and pnp device response. The pnp and npn SiGe
HBTs have been irradiated at room temperature with 63.3 MeV protons, to a total fluence
of 7.4 × 1012 p/cm2 (equivalent to 2 Mrad(SiO2)) and with 10 keV x-rays up to a total
dose of 3.6 Mrad(SiO2). The Gummel characteristics, output characteristics, and avalanche
multiplication (breakdown voltage) have been measured as a function of total dose at room
temperature for both proton and x-ray irradiated devices. Additionally, a complete dc
characterization of the SiGe HBTs-on-SOI before and after 63.3 MeV proton irradiation
has been performed down to cryogenic temperatures as low as 30 K, to better understand
the device response and damage processes. The impact of irradiation on the ac performance
has also been investigated up to 3 Mrad(SiO2) for protons and 5.4 Mrad(SiO2) for x-rays,
measuring fT and fmax.
In this experiment, pnp and npn SiGe HBTs with different emitter areas (1.2 × 2.0 µm2
and 0.6 × 4.0 µm2) were irradiated in de-lidded packages using both 63.3 MeV protons
and 10 keV x-rays, up to a total dose of, respectively, 2 Mrad (SiO2) and 3.6 Mrad(SiO2),
and immediately measured in-situ. Two different back substrate voltages VS (0 V and
20 V) were applied during exposure (with the remaining terminals grounded), to evaluate
the possible impact of substrate bias on the radiation response, considering that thin-film
SiGe HBTs-on-SOI are significantly affected by VS [15][16][18]. An additional package was
irradiated with protons to a final dose of 3 Mrad(SiO2) with all terminals grounded, and
measured before and after irradiation across the temperature span ranging from 300 K to
30 K. Passive exposure (terminals floating) of ac test structures with an emitter geometry
of 0.4 × 0.8 µm2, and configured in a parallel array of 10 × 12 npn SiGe HBTs and 0.4 ×
3.2 µm2 in an array of 10 × 3 pnp SiGe HBTs, was performed to a dose of 3 Mrad(SiO2)
for protons and 5.4 Mrad(SiO2) for x-rays. The devices were measured using an Agilent
4155 Semiconductor Parameter Analyzer (dc), an Agilent 8510 Vector Network Analyzer
(ac) and a customized dc cryogenic probe station.
Figure 50 shows the radiation-induced degradation with increasing proton dose for the
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Figure 50: Forward Gummel characteristics of pnp (left) and npn (right) transistors as a
function of cumulative proton dose in krad(SiO2).
forward Gummel characteristics for both the pnp and the npn SiGe HBTs (AE = 1.2 × 2.0
µm2).
When the concentrations of holes and electrons are comparable, recombination caused
by interface traps is maximized [5][56][84]. In the case of a pnp device, however, positive
charge trapped in the oxide accumulates the n-doped base, and the resulting higher electron
concentration decreases the excess base current originating from surface recombination.
Accumulation in the base also increases the electron current in the emitter, increasing the
total base current and thus reducing the overall current gain [66]. Depletion actually occurs
in the p-doped emitter, but its impact in this case is negligible because of the high emitter
doping [5][66]. From a circuit perspective, the observed radiation-induced degradation in
the dc characteristics of the transistors — 10% current gain reduction measured at the
peak fT collector current in the npn SiGe HBTs (only 5% in the pnp SiGe HBTs) after
the final radiation dose — can be considered negligible for most circuit applications. The
normalized excess current ∆IB/IB0 exhibits a linear dependence on the perimeter-to-area
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Figure 51: Excess normalized base current ∆IB/IB0 versus emitter perimeter over area
ratio of the thick-film SiGe HBT-on-SOI.
ratio P/A, as shown in Figure 51 and suggests the presence of recombination resulting
from interface traps located at the Si/SiO2 interface, surrounding the periphery of the EB
junction [5][43][57][30]. Also, the radiation response of these thick-film SOI devices is much
closer to that of a traditional bulk SiGe HBT than to a SiGe HBT on thin-film SOI, such
as described in [16]. The thick SOI layer and the highly doped sub-collector result in a
completely vertical current flow that is not affected by VS or irradiation, as evidenced by
the lack of substrate effect on IB, IC or on the collector resistance RC [15][16][10].
The inverse mode (emitter and collector terminals swapped) Gummel characteristics,
shown in Figure 52 for proton irradiation, show for both devices an excess base current ∆IB
larger than in the forward mode.
Surprisingly, the degradation in inverse mode is larger for devices irradiated with VS
= 0 V than for those irradiated with VS = 20 V, while the forward mode shows no such
substrate bias dependence (Figure 53).
This trend has been also confirmed with x-ray irradiation, as shown in Figure 54.
As can be seen in Figure 55, TCAD simulations employing ISE-DESSIS, as described in
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[10][37], confirm that biasing the substrate results in a significantly larger positive charge
in the BOX and DT with respect to a device irradiated with a grounded substrate.
The higher positive charge yield is caused by the applied electric field that more effi-
ciently separates the electron-hole pairs generated in the oxide by the incident radiation
[59], as confirmed by the electric field plot in Figure 56. In addition, simulations show no
charge variation with changing substrate bias in the EB and STI oxides near the EB and
CB junctions, respectively, which is consistent with the fact that substrate voltage has no
effect on the dc and ac characteristics.
Given that temperature has a significant impact on SiGe HBT physics, the pre- and
post-irradiation dc behavior of the devices was measured over a wide temperature range
to gain better insight into the relevant damage mechanisms. Figure 57 shows the forward
Gummel characteristics of the pnp and npn SiGe HBTs, both before and after irradiation,
measured at temperatures of 300 K, 150 K, and 30 K. The base current of the pnp device
shows a “hump” at moderately high |VBE |, caused by the accumulation of holes in the base
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Figure 55: ISE-DESSIS TCAD simulation of oxide trapped charge in a npn transistor
irradiated at a 2.1 Mrad(SiO2) dose.
Figure 56: ISE-DESSIS TCAD simulation of electric field in a npn transistor irradiated
at a 2.1 Mrad(SiO2) dose.
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Figure 58: Ideality factor n of excess base current ∆IB versus temperature for pnp and
npn transistors.
displays an excess base current ∆IB smaller than that for forward mode operation, sug-
gesting that the degradation in forward mode IB at low temperatures may be caused by
traps generated in the IFO itself or at the IFO-silicon interface, consistent with [91]. The
inverse mode excess IB ideality factors n are about 1.5, 2, and 3 at 300 K, 150 K and 30
K, respectively.
Conversely, fully depleted SiGe HBTs on thin-film SOI are typically characterized by a
significant change in M-1 with applied substrate bias or irradiation, and partially depleted
SiGe HBTs on thin-film SOI by a small but noticeable change in M-1, as discussed in
[16][10]. This suggests again that in SiGe HBTs on thick-film SOI, the current flow remains
completely vertical, even after irradiation. Radiation has negligible effect on the M-1,
BV CBO and BV CEO, similar to the vertical bulk devices. This is an important result, since
one of the highlights of this technology is the large breakdown voltage (> 5 V at 300 K),
especially in comparison to fully depleted thin-film SiGe HBTs-on-SOI, in which radiation
increases ac performance at the expense of avalanche multiplication, clearly a potential
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Figure 59: TCAD simulation of impact ionization at VBE = 0.7 V and VS = 0 V and VS
= 20 V at different SOI thicknesses (T).
reliability issue. TCAD simulations shown in Figure 59 indicate that the limited impact of
substrate voltage and hence radiation-induced charge at the SOI/BOX interface is caused
by the thickness of the SOI layer rather than by the collector doping NC .
Finally, ac measurements of both npn SiGe HBTs (Figure 60 and 61) and pnp SiGe
HBTs, before and after a 3 Mrad(SiO2) 63.3 MeV proton dose and a 5.4 Mrad(SiO2) 10
keV x-ray dose, show negligible degradation in fT and fmax, within the measurement error
of around ±5%, clearly good news for use of this technology in circuit applications. The
forward transit time τf and the total EB and CB capacitance per emitter area C ′τ , extracted
according to [26] confirm that irradiation does not affect the intrinsic device performance.
This conclusion is supported by the fact that the dynamic base resistance rbb extracted from
h11 using a “circle impedance” extraction technique [26] shows changes lying well within
measurement and extraction error. Furthermore, the close agreement between τf , C ′τ and
rbb from devices before and after irradiation and the negligible change in the fT — IC roll-off
shown in Figure 60 and 61 suggest that displacement-induced acceptor deactivation in the
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Figure 60: Plot of the ac performance of npn SiGe HBT before and after a 3 Mrad (SiO2)
proton and a 5.4 Mrad (SiO2) x-ray dose measured with VCB = 0 V and VCB = 1 V.
base is not a concern in this technology [49].
To conclude, the work presented in this section provides a comprehensive analysis of
proton and x-ray induced radiation response of the ac and dc characteristics of a comple-
mentary thick-film SiGe HBT-on-SOI technology. Substrate bias has been shown to affect
the degradation in inverse mode but not in forward mode. Also, dc characterization of
the devices down to cryogenic temperatures is used to highlight interface trap formation
in different regions. TCAD simulations have been used to understand the differences be-
tween thick- and thin- film SiGe HBTs-on-SOI. In summary, these findings suggest that
this C-SiGe HBT on thick-film SOI technology offers considerable potential in the context
of analog/mixed-signal circuits found in space systems.
5.2 Total Ionizing Dose Response of HBTs on thin-film SOI with con-
ventional layout
This section describes studies on total ionizing dose effects on both fully depleted and
partially depleted SiGe HBTs-on-SOI described in Section 1.4.2 [10].
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The devices were irradiated at 300 K with 10 keV x-rays up to a total dose of 5.8
Mrad(SiO2) which corresponds to 3.2 Mrad(Si). Gummel characteristics, output charac-
teristics, and avalanche multiplication (which determines the breakdown properties) have
been measured as a function of dose at room temperature. Measurements at cryogenic tem-
peratures both prior to and subsequent to irradiation at a total dose of 1.3 Mrad(SiO2) have
been compared to aid in the analysis and understanding of the results. The two-dimensional
nature of the electric field and current flow paths in the device are analyzed using advanced
TCAD simulations.
In a previous study, the low collector doping SiGe HBT-on-SOI was exposed with
grounded terminals to 63 MeV proton radiation with a fluence as high as 5 × 1013 p/cm2
(6.8 Mrad(SiO2)), showing that the positive trapped charge generated in the buried oxide
(BOX) has an effect on quasi-saturation, RC , and avalanche multiplication, which is elec-
trically similar to an increase in VS [18]. A significant improvement in fT and fmax was also
observed after proton radiation exposure (a radiation-induced improvement clearly atypical
for most devices), and was explained by a delay of high injection effects in the collector.
In this work, both the low and high collector doping devices are irradiated with grounded
terminals, as well as under forward active bias. Although the literature shows that, for tra-
ditional bulk bipolar devices, the grounded terminal case usually shows worse degradation
than the forward active mode [56][84][85][5], the two-dimensional nature of the electric field
and current flow and their strong dependencies on both VCB and VS suggest the impor-
tance of investigating such bias effects in these SiGe HBTs-on-SOI. The spatial dependence
of avalanche multiplication has also been used to as an experimental tool to understand the
effects of bias on the electric field inside the 2-D collector region of the transistor.
Low- (fully depleted) and high-collector doping (partially depleted) SiGe HBT-on-SOI
devices of different emitter areas (0.16 × 0.8 µm2 and 0.16 × 1.6 µm2), both grounded and
in forward-active bias configuration ( VBE = 0.8 V, VCB = 0.5 V), were irradiated with 10
keV x-rays, at doses of up to 5.8 Mrad(SiO2) at a dose rate of 540 rad(SiO2)/s. Radiation
is known to increase the base leakage current because of two effects: creation of positive
charge in the emitter-base (EB) oxide spacer and increase of the number of traps at the
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Figure 62: Gummel characteristics of fully depleted SiGe HBT-on-SOI as a function of
cumulative x-rays dose in krad(SiO2). The equilibrium dose in Si is 1.8 times lower. The
device is irradiated in the forward active mode.
EB spacer oxide/silicon interface, which results in increased surface recombination velocity
[56][84][85][5].
Figure 63 shows the increase in base current IB in a low collector doping, biased device.
Even at the highest dose, the device still exhibits a current peak gain of 400, clearly sufficient
for most applications. The accumulation of positive charge in the buried oxide reduces the
magnitude of quasi-saturation effects, consistent with the results of [16].
Figure 63 compares the degradation in excess base current density ∆JB versus total
dose, for a measurement bias of VBE = 0.6 V and both irradiation biases. The similarity of
the curves suggests that bias during radiation exposure has little effect on the low doping
devices, in agreement with the literature [56][84][85][5]. Interestingly, degradation resulting
from 63 MeV proton irradiation seems to be about three times lower than observed here
for x-rays, as observed also (and discussed) in [78]. However, for the high doping devices
the differences in ∆JB between the grounded and forward-biased irradiation conditions are
pronounced. ISE DESSIS v.10 [37] has been used to evaluate oxide trap charge buildup
during irradiation, employing a detailed mesh structure with collector profiles obtained from
process simulation, allowing for electron-hole pairs generation corresponding to a dose of 1.3
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Figure 63: Excess base current density ∆JB versus cumulative radiation dose (proton and
x-rays) for fully depleted (above) and partially depleted (below) SiGe HBT-on-SOI.
Mrad(SiO2), and self-consistently solving the Poisson and drift-diffusion equations inside
the oxides [37].
Figure 64 shows the simulated positive charge distribution in the oxides for the low NC
SiGe HBT-on-SOI both, for the biased and grounded cases. Observe that the biased device
shows an amount of oxide charge in the EB spacer comparable to the grounded one, less
charge in the shallow trench insulation (STI) oxide, but more charge in the buried oxide,
leading to an alteration of the resultant electric field in the device. M-1 has been measured
in-situ, using techniques described in [48] , and agrees well with previous experiments
involving 63 MeV proton irradiation [16].
Figure 65 shows the effect of x-rays on M-1 for a given substrate voltage VS , for the low
NC device. At VS = 10 V, an increasing radiation dose reduces M-1, while for VS=0 V, M-1
increases; for VS = 20 V, M-1 decreases once more. The same trend can be observed for
M-1 of the pre-irradiation device with increasing VS . As explained before, this is caused by
the creation of an accumulation layer, which alters the two-dimensional electric field and
shifts its peak from the lateral current flow path to the vertical path [18]. The decrease of
M-1 at VS = 20 V after irradiation is possibly resulting from shielding effects associated
with the accumulation layer [18].
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Figure 64: DESSIS simulation of accumulated positive charge in the isolation oxides for
a fully depleted SiGe HBT-on-SOI.
Figure 65: M-1 versus VCB at different VS for the fully depleted SiGe HBT-on-SOI as a
function of cumulative dose.
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Figure 66: (a) M-1 versus VCB for the partially depleted SiGe HBT-on-SOI before and
after a total dose of 5.8 Mrad(SiO2). (b) M-1 versus VCB for the partially depleted SiGe
HBT-on-SOI versus substrate voltage VS .
The higher collector doping NC of the partially depleted device results in little change of
M-1 even after a total radiation dose of 5.8 Mrad(SiO2), as displayed in Figure 66 (a). This
is consistent with the small variations of M-1 with VS , shown in Figure 66 (b), which result
from the dominance of the vertical current flow path, as confirmed by TCAD simulations.
The dc characteristics of a low doping SiGe HBT-on-SOI were measured, before and after
a total radiation dose of 1.3 Mrad(SiO2), using a custom dc cryogenic probe station.
Figure 67 shows the forward Gummel characteristics across the temperature range of 300
K to 60 K. The excess base current density ∆JB introduced by radiation is modest, especially
at lower temperatures, because of the reduction of trap-induced generation processes. This
results in a peak post-irradiation current gain β in excess of 2,500 at 60 K, compared to a
pre-irradiation β of more than 9,000, as shown in Figure 68.
Although TCAD simulations indicate significant accumulation of positive oxide charge
in the STI oxide with irradiation, the inverse mode Gummel characteristics exhibit a high
base leakage current, even at low temperatures, making it hard to quantify the effects of
radiation. Such leakage is probably resulting from interface defects introduced by the SOI
fabrication process.
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Figure 67: Forward Gummel characteristics of fully depleted SiGe HBT-on-SOI before
and after a 1.3 Mrad(SiO2) x-rays dose at temperatures of 300 K, 140 K, 77 K, and 60 K.
The device is irradiated with grounded terminals.
Figure 68: Current gain before and after a 1.3 Mrad(SiO2) x-rays dose at temperatures
of 300 K, 140 K, 77 K, and 60 K for a fully depleted SiGe HBT-on-SOI. The device is
irradiated with grounded terminals.
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Figure 69: Avalanche multiplication for a fully depleted SiGe HBT-on-SOI before and
after a 1.3 Mrad(SiO2) x-rays dose at temperatures of 300 K and 77 K with a substrate
voltage VS of 0 V and 20 V. The device is irradiated in the forward active mode.
Figure 69 shows the avalanche multiplication for a fully depleted HBT-on-SOI at 300 K
and at 77 K, for both the grounded substrate and the VS = 20 V conditions. The shape of
M-1 suggests that at low temperature avalanche multiplication occurs mainly in the lateral
current path, even for high VS , as confirmed by TCAD simulations. It should be noted that
at low temperatures the effects of both substrate voltage VS and of radiation on M-1 are
much more modest than at room temperature.
Figure 70 shows the breakdown voltage BV CEO extracted from the IB = 0 point. Both
pre-irradiation and post-irradiation BV CEO decrease with decreasing temperature as a result
of increased M-1, because of the longer carrier mean free path length and enhanced impact
ionization at low temperatures [33]. Given the small change in the magnitude of M-1 with
irradiation, the marked reduction in β can explain the increase of BV CEO with radiation
total dose.
To conclude, the comparison of the effects of proton and x-ray irradiation on a novel
fully depleted SiGe HBT-on-SOI device shows that the amount of degradation introduced
by protons is about three times lower than degradation caused by x-rays at similar doses.
Partially-depleted SiGe HBT-on-SOI devices have been also investigated, displaying more
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Figure 70: BV CEO versus temperature before and after a 1.3 Mrad(SiO2) x-rays dose for
the fully depleted SiGe HBT-on-SOI. The device is irradiated in the forward active mode.
damage when irradiated with x-rays in the forward active mode than with grounded ter-
minals. Finally, the dc characteristics of a fully depleted SiGe HBT-on-SOI have been
compared before and after irradiation in the temperature range between 300 K and 60 K,
highlighting the potential of this device for potential planetary exploration applications.
5.3 Total Ionizing Dose Response of HBTs on thick-film SOI with
CBE
BC layout
This section investigates radiation-induced effects on the dc, ac and thermal characteristics
of the SiGe HBTs on thin-film SOI with advanced layout described in Section 1.4.3[3].
For the first time, the radiation response of this SiGe HBT-on-SOI is compared with that
of a bulk SiGe HBT fabricated with an identical emitter-base structure. That is, the only
differences between the devices are the substrate (bulk vs. SOI) and the collector doping.
More importantly, the devices under study feature an innovative CBEBC layout (with off-
plane base contacts, as shown in the inset of Figure 10) which significantly improves the ac
performance. This section analyzes for the first time the impact of the novel CBEBC layout
on total ionizing dose (TID). Experimental data and calibrated 3-D TCAD simulations
demonstrate that, in the inverse mode, the current flow along the large oxide surface between
80
the collector and the base can be altered by substrate bias VS , reducing the radiation-
induced leakage.
Finally, for the first time, the thermal resistances (RTH) of the bulk and SOI SiGe HBTs
have been compared before and after irradiation over the temperature range from 300 K to
390 K, demonstrating that radiation exposure increases RTH in SOI devices.
In this work both bulk SiGe HBTs and fully depleted SiGe HBTs-on-SOI of effective
emitter areas (AE) of 12×(0.17×0.5) µm2 and 7×(0.17×0.85) µm2 were irradiated in de-
lidded packages with grounded pins using 63.3 MeV protons, up to a total dose of 2 Mrad
(SiO2), and immediately measured in-situ. Passive exposure (terminals floating) of ac test
structures for both the bulk and SOI devices to a total dose of 4.2 Mrad(SiO2) was used to
quantify the impact of radiation on the ac performance.
Figure 71 shows the proton-induced degradation of the forward mode base current IB
with increasing radiation dose, for both a bulk and an SOI SiGe HBT with effective emitter
area AE = 12×(0.17×0.5) µm2.
Figure 72 compares the normalized excess base current in forward and inverse mode.
The radiation-induced degradation in the forward mode for both devices is similar, and
expected because the transistors have identical emitter-base structures. However, in the
case of the SOI device, ∆IB/IB0 in the inverse mode (E and C swapped) is much larger
compared to the forward mode, possibly because of the differences between the composition
of the EB oxide and the pedestal oxide (used to separate the collector and the base), of
the different emitter and collector doping and of the different geometrical dimensions of
the Si/SiO2 interfaces in both forward and inverse mode. Moreover, Figure 73 shows that
applying a positive substrate voltage (VS) to the SOI device after irradiation reduces the
base leakage produced in the inverse mode. The NanoTCAD 3-D TCAD simulation package
(previously used to investigate other advanced devices [52][77]) has been used to provide
calibrated models of both the SOI and the bulk device in forward and inverse mode.
A trap concentration of roughly 1010 cm−2 (as suggested in [47]) was introduced at the
pedestal oxide/SOI interface in order to reproduce the non-ideal base current in the inverse
mode. The simulations correctly capture the impact of VS and suggest that the current flow
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Figure 71: Forward Gummel characteristics of the bulk (left) and SOI (right) transistors
as a function of proton dose in krad(SiO2).
0.10
1.00
10.00
100.00
∆ I
B
 
/  I
B
0
For. Gummel
Inv. Gummel
100 1000
Dose ( krad(SiO2) )
Bulk 12x(0.17x0.5) µm2
Bulk 7x(0.17x0.85) µm2
SOI 12x(0.17x0.5) µm2
SOI 7x(0.17x0.85) µm2
VBE = 0.65 V
300K
63.3 MeV protons
Figure 72: Excess normalized base current ∆IB/IB0 versus total radiation dose in
krad(SiO2), in forward and inverse mode.
82
0.4 0.6 0.8
VBC (V)
10-11
10-10
10-9
10-8
10-7
10-6
10-5
10-4
I C
,  
I B
 
( A
)
VS= -10 V
VS= 0 V
VS= 10 V
VS= 20 V
Irradiation with VS = 0 V
VS ↑
AE = 7x(0.17x0.85) µm
2
300K
SOI
63.3 MeV protons
Inverse Gummel
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is effectively pushed away from the Si/SiO2 interface by the applied electric field, decreasing
the generation/recombination (G/R)-induced leakage, as shown in Figure 74.
Since the performance of SiGe HBTs is strongly affected by temperature, a partially
depleted device is measured before and after irradiation at a proton dose of 4.2 Mrad(SiO2)
in the range of temperatures between 30 K and 300 K, as shown in Figure 75. The pre-
radiation forward-mode peak current gain increases from 250 at 300 K to more than 1500
at 77 K because of the presence of germanium in the base. Importantly, after the large
4.2 Mrad(SiO2) dose, the gain degradation is less than 10% at peak current and is negli-
gible at currents employed in most IC applications. The ideality factor of the excess base
current increases significantly (from about 2 at room temperature to more than 40 at cryo-
genic temperatures), implying that a trap-assisted tunneling mechanism is dominant at low
temperatures [87].
As far as ac performance is concerned, the bulk devices show no change in fT and fmax.
Conversely, Figure 76 shows a reproducible enhancement of the ac performance of the fully
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Figure 74: 1-D cut of SRH generation-recombination rate for VS = 0 V and VS = 20 V in
the region between the base and the collector, as indicated in the inset.
depleted SiGe HBT-on-SOI after irradiation, in agreement with previous findings [16][18].
Radiation creates positive charge at the SOI/BOX interface, delaying the onset of the Kirk
effect and thereby increasing fT and fmax [16]. This is electrically equivalent to applying a
higher substrate voltage VS , as shown in Figure 76. The observed improvement in the ac
performance is accompanied by a reduction in breakdown voltage, a potential concern for
certain circuits.
Figure 77 compares the CBC capacitance of the bulk and SOI devices with AE =
5×(0.17×1.2) µm2 and LC = 0.72 µm. The observed hump in the CBC characteristic
for the SOI device with VS = 0 V has been reported in [31] and explained by the combined
expansion of the space charge region in both the vertical and the horizontal directions.
Interestingly, the application of substrate bias VS affects the direction of expansion of the
depletion region. As shown in Figure 77, positive VS results in a predominance of the verti-
cal component (as in the bulk HBTs) making the CBC of the SOI device similar to that of
a bulk device. The capacitance CBC of the bulk HBT after irradiation shows a negligible
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Figure 75: Forward Gummel characteristics of a partially depleted SiGe HBT-on-SOI as
a function of temperature before and after a proton dose of 4.2 Mrad(SiO2).
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change, consistent with the observed small change of fmax. Conversely, proton irradiation
of the SOI device leads to a dominance of the vertical component of the electric field in the
depleted collector.
The impact of irradiation on the thermal resistance RTH of both bulk and SOI HBTs
is also examined using the technique described in [81]. Figure 78 shows that while bulk
devices exhibit negligible change in thermal resistance, radiation in SOI devices has the
same impact on RTH as an increase in VS . TCAD simulations have been used to compare
the power density distributions in the SiGe HBT-on-SOI biased at VBE = 0.7 V and VCB
= 2 V for substrate voltages of 0 V and 20 V. Figure 79 shows 1-D cuts of the power
density P along the line z under the emitter for VS = 0 V and 20 V while Figure 80 shows
the 2-D cuts of P on the plane a from emitter to collector, as indicated in the inset of
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Figure 79. Since the thermal conductivity of SiO2 is lower than for Si, the heat generated
in the transistor flows mainly through the Si layer and through the top contacts, rather
than through the SiO2 BOX, as reported in [61]. Therefore, at VS = 20 V the additional
power dissipated at the SOI/BOX interface, as shown in Figure 79 and Figure 80 will flow
through the whole SOI layer, resulting in a noticeable increase of the thermal resistance.
Since large radiation doses result in both larger thermal resistance and impact ionization,
the potential increase of self-heating can be a reliability concern for devices operating at
large collector-base voltages in radiation environments.
To conclude, the impact of 63.3 MeV protons on SiGe HBTs on both SOI and bulk
substrates fabricated with identical emitter-base structures is assessed by comparing the
dc and ac performance and the thermal resistance. Although SOI devices exhibit larger
degradation in the inverse mode than in the forward mode, the excess leakage can be
reduced by increasing the substrate bias. Radiation also alters the current flow in the
device, increasing RTH . This constitutes a possible reliability concern for devices operating
at large collector-base voltages.
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Figure 78: Thermal resistance RTH of HBTs fabricated on bulk and SOI substrates as a
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390 K.
Figure 79: 1-D plots of power density in a SiGe HBT on SOI for VS = 0 V and VS = 20
V, along the line z indicated in the inset.
89
Figure 80: 2-D plots of power density in a SiGe HBT on SOI for VS = 0 V and VS = 20
V along the plane a indicated in Figure 79
5.4 Single Event Upset Response of HBTs on thick-film SOI with CBE
BC
layout
Single event upset is considered the Achilles’ heel of bulk SiGe HBTs: vertical devices are
affected by SEU even when the strike occurs outside the deep trenches because of the bulk
Si substrate.
While HBTs-on-SOI are obviously immune from this problem because they are com-
pletely surrounded by oxide, they may also exhibit position-dependent ion strike effects,
especially in the case of advanced devices with optimized layouts. Although the smaller
silicon volume of HBTs-on-SOI suggests that the amount of charge collected during an ion
strike will be lower than in vertical HBTs, the difference in device geometry can potentially
result in different collection phenomena. Especially in thin-film devices, the doping of the
depleted collector and the substrate voltage exert significant influence on the electric fields
in the region, possibly altering the SEU response.
Accurate studies of SEU transients in bulk devices require complex and lengthy 3-D
TCAD simulations since the device mesh needs to be large enough to capture the complete
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ion strike event without introducing unphysical approximations. Not only the vertical
penetration of a heavy ion is in the order of tens of microns but also the boundaries of the
mesh must be far enough from the strike site so that there is no artificial reflection of charge
at the model boundaries. This leads to meshes with an extremely large number of elements
and consequently to simulation times in the order of several days [25].
Importantly, the device geometry of SiGe HBTs-on-SOI is particularly advantageous
for 3-D TCAD simulations because the devices are completely surrounded by SiO2 and
consequently the simulated Si volume is much smaller. Therefore, these devices present an
opportunity to significantly reduce the overall number of mesh elements while at the same
time to selectively increase the grid density in the EB junction and in the neutral base in
order to improve the model accuracy.
This section describes calibrated 3-D ion strike simulations of the SiGe HBT-on-SOI
device with CBEBC layout [4] described in Section 1.4.3. Figure 81 shows the currents
resulting from an ion strike in the center of the emitter of the device. The total collected
charge is less than 0.025 pC, in contrast with about 1 pC for a comparable bulk device,
resulting in an anticipated significant reduction in vulnerability to SEU [77].
Interestingly, the shape of the current pulses is remarkably different from an ion strike
in the center of the emitter of a bulk device with a conventional CBEBC layout (with base
contacts placed in-plane between emitter and collector). TCAD simulations indicate that
initially IB is negligible and that IE and IC have opposite signs. The negative IB pulse is
caused by excess holes leaving through the base and the positive IE pulse is due to electrons
leaving through the emitter, as shown by the arrows in Figure 82. The change of sign of
the IC pulse is caused by two distinct phenomena occurring at the times marked by A and
B in Figure 81.
At time A, the ion strike creates a large number of electron-hole pairs, bringing the SOI
layer out of equilibrium and causing a sudden increase in carrier recombination, as shown
in Figure 82. The recombination peaks at the extremity of the high doping n-region, used
to lower the collector resistance RC , causing a large current flow from the collector contact
which results in the negative IC pulse.
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Figure 81: Collected charge at the terminals for an ion strike in the center of the emitter
of a SiGe HBT-on-SOI.
Figure 82: 2-D Plots of SRH recombination rate for the ion strike in the center of the
emitter at time A, as indicated in Figure 81. The arrows visualize the electron flow. The
inset shows the 2-D cut plane.
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Figure 83: 2-D Plots of ion-strike induced electric potential for the strike in the center at
time B, as indicated in Figure 81. The arrows visualize the electron flow. The inset shows
the 2-D cut plane.
Then at time B, the ion strike significantly perturbs the electrostatic potential in the
base of the device forward biasing the EB and CB junctions, as shown in Figure 83.
The positive IC current component resulting from the forward-biased CB junction in-
verts the trend of the total collector current and results, as recombination subsides, in a
positive IC pulse at time C. Conversely the forward biasing of the EB junction decreases
the total emitter current, as shown in Figure 81. At this time the transistor is operating in
the saturation region, as shown by the large IB current supporting both IC and IE .
Since the CBEBC layout creates a significant asymmetry in the device geometry, it is
reasonable to expect that the precise shape of the ion-induced currents will depend on the
exact strike location within the device. This hypothesis is confirmed in Figure 84, which
shows the currents generated by an ion strike between the emitter and base, as indicated
in the inset. In this case, most of the electrons flow directly to the collector because it is
the closest n-type contact. TCAD simulations suggest that an ion strike in this region is
not able to significantly turn on the device, explaining why there is no change of sign in the
strike-induced currents.
This analysis proves that studies of the effects of SEU on circuits featuring devices with
CBE
BC layout require accurate 3-D TCAD simulations to correctly model the shape of
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Figure 84: Collected charge at the terminals for an ion strike between the emitter and the
base of a HBT-on-SOI, as shown by the inset.
current pulses resulting from heavy-ion strikes.
To conclude, 3-D TCAD simulations indicate that the novel CBEBC layout used in
these SiGe-on-SOI devices affects the shape of the current pulses induced by ion-strikes,
potentially altering their SEU immunity.
94
CHAPTER VI
CONCLUSIONS AND FUTURE WORK
The contributions made by this work can be summarized as:
1. Implementation of a 3-D regional transit time analysis technique for the optimization
of the ac performance of SiGe HBTs-on-SOI with advanced layouts.
2. First study of the cryogenic performance of SiGe HBTs-on-SOI at temperatures as low
as 20 K. Discovery that the collector structure of these devices and the large thermal
resistance significantly reduce the degradation caused by mixed mode stress.
3. First investigation of the dc and ac of SiGe HBTs-on-SOI at high temperatures.
Analysis of 1/f noise in forward and inverse mode operation both at room and high
temperature.
4. Comparison of the radiation response of SiGe HBTs fabricated on thick- and thin-film
SOI substrates. Study of the impact of radiation on thermal resistance and collector
base-capacitance of HBTs on thin-film SOI.
5. Simulation study of the impact of advanced layouts on the single event upset response
of SiGe HBTs-on-SOI.
In the future, this work should be extended to study the use of SiGe HBTs in circuits
operating in extreme environments and in particular to develop circuit techniques apt to
mitigate the impact of the radiation-induced substrate effect on circuit performance and
reliability.
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APPENDIX A
PROGRAM LISTINGS
This appendix contains the code used for the 3-D regional transit time analysis described
in Section 2.3.
The TCAD simulation is performed by the SDEVICE code A.1 The Matlab code
A.2 prepare tecplot.m reads and converts the TCAD mesh and performs the transit time
analysis. The auxiliary PERL script A.3 is called by the Matlab file to quickly extract
data from the TCAD mesh files.
# 3−D reg i ona l t r a n s i t time ana l y s i s
# Sentaurus command f i l e
# ( c ) Marco Be l l i n i , marco . b e l l i n i . i t@gmai l . com
# 11/25/2008
Device HBT {
Elec t rode {
{ Name=” emit t e r ” Voltage=0 }
{ Name=”base ” Voltage=0 }
{ Name=” c o l l ” Voltage=0 }
}
# input g r i d f i l e s
F i l e {
Grid = ”npn msh . grd”
Doping = ”npn msh . dat”
Plot = ” tau des . dat”
Current = ” tau des . p l t ”
ACPlot = ” tau des . acp”
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}Plot {
Poten t i a l E l e c t r i c f i e l d
eDensity hDensity
eCurrent /Vector hCurrent/Vector
TotalCurrent /Vector
eMobi l i ty hMobi l i ty
eQuasiFermi hQuasiFermi
eGradQuasiFermi hGradQuasiFermi
eEpa r a l l e l hEpa ra l l e l
eMobi l i ty hMobi l i ty
eVe lo c i ty hVe loc i ty
DonorConcentration Acceptorconcentrat ion
Doping SpaceCharge
ConductionBand ValenceBand
BandGap A f f i n i t y
xMoleFraction
}
}
F i l e {
Output = ” l i t a u hd ”
ACPlot = ” l i t a u a c p ”
ACExtract = ” l i t a u a x t ”
}
Math {
Extrapo late
NotDamped=1000
I t e r a t i o n s=20
NewDiscre t i zat ion
De r i va t i v e s
Re l e r rContro l
−CheckUndefinedModels
}
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Phys ics {
AreaFactor=2.0
Temperature=295
Hydrodynamic
Mobi l i ty ( PhuMob DopingDep HighFie ldsat Enormal )
E f f e c t i v e I n t r i n s i cD e n s i t y (BandGapNarrowing ( Slotboom ) )
Recombination ( SRH (DopingDependance )
Auger
)
}
System {
HBT hbt ( c o l l=c emi t t e r=e base=b)
Vsource pset vb (b 0) {dc=0}
Vsource pset vc ( c 0) {dc=0}
Vsource pset ve ( e 0) {dc=0}
}
# i n i t i a l v o l t a g e
# 0.70
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.7 }
Goal { Parameter=vc . dc Voltage=0.7 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0700 ” noOverwrite ) }
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# i n i t i a l v o l t a g e + 5 mV per tu r ba t i on
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.705 }
Goal { Parameter=vc . dc Voltage=0.705 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0705 ” noOverwrite ) }
# 0.725
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.725 }
Goal { Parameter=vc . dc Voltage=0.725 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0725 ” noOverwrite ) }
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.730 }
Goal { Parameter=vc . dc Voltage=0.730 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0730 ” noOverwrite ) }
# 0.750
Solve {
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Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.75 }
Goal { Parameter=vc . dc Voltage=0.75 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0750 ” noOverwrite ) }
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.755 }
Goal { Parameter=vc . dc Voltage=0.755 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0755 ” noOverwrite ) }
# 0.775
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.775 }
Goal { Parameter=vc . dc Voltage=0.775 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0775 ” noOverwrite )
}
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.780 }
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Goal { Parameter=vc . dc Voltage=0.780 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0780 ” noOverwrite )
}
# 0.80
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.8 }
Goal { Parameter=vc . dc Voltage=0.8 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0800 ” noOverwrite )
}
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.805 }
Goal { Parameter=vc . dc Voltage=0.805 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0805 ” noOverwrite )
}
# 0.825
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.825 }
Goal { Parameter=vc . dc Voltage=0.825 })
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{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0825 ” noOverwrite )
}
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.830 }
Goal { Parameter=vc . dc Voltage=0.830 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0830 ” noOverwrite )
}
# 0.850
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.85 }
Goal { Parameter=vc . dc Voltage=0.85 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0850 ” noOverwrite )
}
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.855 }
Goal { Parameter=vc . dc Voltage=0.855 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0855 ” noOverwrite )
}
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# 0.875
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.875 }
Goal { Parameter=vc . dc Voltage=0.875 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0875 ” noOverwrite )
}
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.880 }
Goal { Parameter=vc . dc Voltage=0.880 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0880 ” noOverwrite )
}
# 0.90
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.9 }
Goal { Parameter=vc . dc Voltage=0.9 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0900 ” noOverwrite )
}
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Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.905 }
Goal { Parameter=vc . dc Voltage=0.905 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0905 ” noOverwrite )
}
# 0.925
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.925 }
Goal { Parameter=vc . dc Voltage=0.925 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0925 ” noOverwrite )
}
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.930 }
Goal { Parameter=vc . dc Voltage=0.930 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0930 ” noOverwrite )
}
# 0.950
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
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Increment=1.2
Goal { Parameter=vb . dc Voltage=0.95 }
Goal { Parameter=vc . dc Voltage=0.95 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0950 ” noOverwrite )
}
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.955 }
Goal { Parameter=vc . dc Voltage=0.955 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0955 ” noOverwrite )
}
# 0.975
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.975 }
Goal { Parameter=vc . dc Voltage=0.975 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0975 ” noOverwrite )
}
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=0.980 }
Goal { Parameter=vc . dc Voltage=0.980 })
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{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t0980 ” noOverwrite )
}
# 1.00
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=1.0 }
Goal { Parameter=vc . dc Voltage=1.0 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t1000 ” noOverwrite )
}
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=1.005 }
Goal { Parameter=vc . dc Voltage=1.005 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t1005 ” noOverwrite )
}
# 1.025
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=1.025 }
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Goal { Parameter=vc . dc Voltage=1.025 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t1025 ” noOverwrite )
}
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=1.030 }
Goal { Parameter=vc . dc Voltage=1.030 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t1030 ” noOverwrite )
}
# 1.050
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=1.05 }
Goal { Parameter=vc . dc Voltage=1.05 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t1050 ” noOverwrite )
}
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=1.055 }
Goal { Parameter=vc . dc Voltage=1.055 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t1055 ” noOverwrite )
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}
# 1.075
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=1.075 }
Goal { Parameter=vc . dc Voltage=1.075 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t1075 ” noOverwrite )
}
Solve {
Coupled ( I t e r a t i o n s =100 ) { Poisson Contact C i r cu i t }
Quas i s ta t i onary ( I n i t i a l S t e p=1e−2 Minstep=1e−6 MaxStep=0.05
Increment=1.2
Goal { Parameter=vb . dc Voltage=1.080 }
Goal { Parameter=vc . dc Voltage=1.080 })
{ Coupled { Poisson Contact C i r cu i t Hole Elect ron eTemperature hTemperature
} }
Plot ( F i l eP r e f i x=” t1080 ” noOverwrite )
}
Listing A.1: The npn tau des.cmd simulation file for the SDEVICE TCAD simulator.
%
% t r a n s i t time e x t r a c t i o n wi th t e c p l o t
% ( c ) Marco Be l l i n i , marco . b e l l i n i . i t@gmai l . com
% 11/25/2008
%
% requ i r e s :
% − Per l
% − Matlab or Octave ( ve r s i on >= 3.00 , the one wi th the t e x t r e ad working wi th
h ead e r l i n e s )
% − Synopsys Sentaurus
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% SET UP
% index o f X,Y, eDensity , hDensi ty v a r i a b l e s
TDR VARIABLES= ’ 1 ,2 ,4 ,5 ’ ;
% index o f zones (we exc lude the e x t r a c t e d zones : pn junc t i on and
% dep l e t i o n reg ion )
% the zone index can be found on t e c p l o t
TDR ZONES= ’ 1 ,2 , 3 , 4 , 5 , 6 , 7 ’ ;
% ca r r i e r type
% 1 e l e c t r on s
% 2 ho l e s
CARRIERTYPE=1;
% p l t f i l e from s imu la t i on
% e l e c t r o d e s names must be : c o l l , base , emi t t e r
PLTNAME=’ hbt tau des . p l t ’ ;
% gr i d f i l e name
TDR GRID=’npn msh . grd ’ ;
% dat f i l e name w i l l be tXXXX hbt des . dat
% where XXXX i s the v o l t a g e b i a s
% op t i ona l s c r i p t to s e t the SENTAURUS path at Georgia Tech
% l ea v e b lank i f no s c r i p t i s r e qu i r ed
SET SENTAURUS SCRIPT=’ source / t o o l s / l i n s o f t 2 / synopsys / sentaurus / c shrc . meta ’ ;
%SET SENTAURUS SCRIPT= ’ ’;
% t r a n s i t time p l o t Z s c a l i n g in Tecp lo t
% un i t s are s / (um)ˆ2
TDR MIN=−0.0001;
TDRMAX= 0 . 0 0 5 ;
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% batchmode
% 0 w i l l open t e c p l o t and d i s p l a y the fT fo r each b i a s s t ep
% the f i l e EXTR FT. t x t w i l l have VBE(V) IC(mA) and FT(GHz)
% 1 w i l l j u s t save the image PNG f i l e s but won ’ t c a l c u l a t e fT
BATCHMODE=0;
% load gummel p l t data
% prepare i n s p e c t
f i d=fopen ( ’ p lot gummel ins . cmd ’ , ’wt ’ ) ;
fpr intf ( f i d , ’ p r o j l o ad %s GU\n ’ ,PLTNAME) ;
fpr intf ( f i d , ’ cv createDS ”IB” ”GU base OuterVoltage ” ”GU base TotalCurrent ” y\
n ’ ) ;
fpr intf ( f i d , ’ cv createDS ”IC” ”GU base OuterVoltage ” ”GU c o l l TotalCurrent ” y\
n ’ ) ;
fpr intf ( f i d , ’ c v wr i t e xgraph temp IC . xgraph ”IC”\n ’ ) ;
fpr intf ( f i d , ’ c v wr i t e xgraph temp IB . xgraph ”IB”\n ’ ) ;
fc lose ( f i d ) ;
% run in s p e c t
s t r=sprintf ( ’%s ; i n sp e c t −batch −f p lot gummel ins . cmd ’ ,SET SENTAURUS SCRIPT) ;
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system ( s t r ) ;
% load data
[VBE, IB]= text read ( ’ temp IB . xgraph ’ , ’%f %f ’ , ’ h e ad e r l i n e s ’ , 2 ) ;
[VBE, IC]= text r ead ( ’ temp IC . xgraph ’ , ’%f %f ’ , ’ h e ad e r l i n e s ’ , 2 ) ;
base OuterVoltage=abs (VBE) ;
c o l l To ta lCur r en t=IC ;
base Tota lCurrent=IB ;
clear VBE IB IC f i d ;
save ( ’ . / gummel data .mat ’ , ’ base OuterVoltage ’ , ’ c o l l To ta lCur r en t ’ , ’
base Tota lCurrent ’ ) ;
% t r a n s i t time
Q=1.6e−19;
SCALE FACTOR=1e−4;
delete ( ’EXTR FT. txt ’ ) ;
% f ind data f i l e s
FN=dir ( ’ t ∗ des . dat ’ ) ;
% IC
%load ( ’ . / gummel data .mat ’ ) ;
for n=1:1: length (FN)
b ia s (n)=str2num(FN(n) . name ( 2 : 5 ) ) ;
end
b ia s=b ia s /1000 ;
for n=1:1: length ( b i a s )
pp=find ( base OuterVoltage==bia s (n) ) ;
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IC (n)=co l l To ta lCur r en t (pp(end) ) ;
VBE(n)=base OuterVoltage (pp(end) ) ;
clear pp ;
end
IC=abs ( IC ) ;
% TDR convers ion
for n=1: length (FN)
tm=FN(n) . name ;
tm(end−3:end) = [ ] ;
OUTTDR=sprintf ( ’%s . tdr ’ ,tm) ;
OUTMCR=sprintf ( ’EX %s . mcr ’ ,tm) ;
OUTSCR=sprintf ( ’EX %s . s c r ’ ,tm) ;
f i d=fopen (OUTMCR, ’wt ’ ) ;
fpr intf ( f i d , ’#!MC 900\n ’ ) ;
fpr intf ( f i d , ’ $ !INTERFACE AUTOREDRAWISACTIVE = NO\n ’ ) ;
fpr intf ( f i d , ’ $ !VARSET |FNAME| = ”%s ”\n ’ ,FN(n) . name) ;
fpr intf ( f i d , ’ $ !READDATASET ’ ’ ”./% s ” ” . / |FNAME|” ’ ’ \n ’ ,TDR GRID) ;
fpr intf ( f i d , ’ DATASETREADER = ’ ’SWB−Loader ’ ’ \n ’ ) ;
fpr intf ( f i d , ’ $ !WRITEDATASET ”%s ”\n ’ ,OUTTDR) ;
fpr intf ( f i d , ’BINARY = FALSE\n ’ ) ;
fpr intf ( f i d , ’INCLUDECUSTOMLABELS= FALSE\n ’ ) ;
fpr intf ( f i d , ’VARPOSITIONLIST = [%s ]\n ’ , TDR VARIABLES) ;
fpr intf ( f i d , ’ZONELIST = [%s ]\n ’ , TDR ZONES) ;
fc lose ( f i d ) ;
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f i d=fopen (OUTSCR, ’wt ’ ) ;
fpr intf ( f i d , ’%s \n ’ ,SET SENTAURUS SCRIPT) ;
fpr intf ( f i d , ’ t e c p l o t i s e −batch −p %s \n ’ ,OUTMCR) ;
fc lose ( f i d ) ;
system ( sprintf ( ’ source %s ’ ,OUTSCR) ) ;
end
system ( ’rm EX ∗ ’ ) ;
% crea t e d i f f e r e n c e data f i l e s
% f i nd data f i l e s
FNT=dir ( ’ t ∗ des . tdr ’ ) ;
c=1;
for n=1:2: length (FN)
% new f i l e name
tm=FNT(n) . name ;
tm(end−3:end) = [ ] ;
OUTDATA=sprintf ( ’DELTA%s . tdr ’ ,tm) ;
OUTPNG=sprintf ( ’DELTA%s . png ’ ,tm) ;
OUTMCR=sprintf ( ’DELTA%s . mcr ’ ,tm) ;
s t r=sprintf ( ’ p e r l t e c t d r e x t r . p l %s %s %s ’ ,FNT(n) . name ,FNT(n+1) . name ,
OUTDATA ) ;
fpr intf ( ’%s \n ’ , s t r ) ;
system ( s t r ) ;
fpr intf ( ’BIAS POINT %d (%s − %s ) \n ’ , c , FNT(n+1) . name ,FNT(n) . name) ;
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dIC( c )=(IC (n+1)−IC (n) ) /2 ;% A/um cor r e c t f o r area f a c t o r = 2
i c t ( c )=IC(n) ;
vbe t ( c )=VBE(n) ;
mu l t i p l i e r=Q∗SCALE FACTOR/dIC( c ) ;
% crea t i on o f t e c p l o t MCR f i l e s
f i d=fopen (OUTMCR, ’wt ’ ) ;
fpr intf ( f i d , ’#!MC 900\n ’ ) ;
fpr intf ( f i d , ’ $ !INTERFACE AUTOREDRAWISACTIVE = NO\n ’ ) ;
fpr intf ( f i d , ’ $ !READDATASET ”%s” \n ’ ,OUTDATA) ;
fpr intf ( f i d , ’ READDATAOPTION = NEW\n ’ ) ;
fpr intf ( f i d , ’ RESETSTYLE = YES\n ’ ) ;
fpr intf ( f i d , ’ INCLUDETEXT = NO\n ’ ) ;
fpr intf ( f i d , ’ INCLUDEGEOM = NO\n ’ ) ;
fpr intf ( f i d , ’ INCLUDECUSTOMLABELS = NO\n ’ ) ;
fpr intf ( f i d , ’ VARLOADMODE = BYNAME\n ’ ) ;
fpr intf ( f i d , ’ ASSIGNSTRANDIDS = YES\n ’ ) ;
fpr intf ( f i d , ’ INITIALPLOTTYPE = CARTESIAN2D\n ’ ) ;
fpr intf ( f i d , ’ $ !DROPDIALOG SLICES\n ’ ) ;
fpr intf ( f i d , ’ $ !ALTERDATA\n ’ ) ;
i f CARRIERTYPE==1
fpr intf ( f i d , ’ EQUATION = ”{INTEGR}={eDensity [ cmˆ−3]}∗%g” \n ’ ,
mu l t i p l i e r ) ;
e l s e i f CARRIERTYPE==2
fpr intf ( f i d , ’ EQUATION = ”{INTEGR}={hDensity [ cmˆ−3]}∗%g” \n ’ ,
mu l t i p l i e r ) ;
end
fprintf ( f i d , ’ $ !FIELDLAYERS\n ’ ) ;
fpr intf ( f i d , ’ SHOWMESH = NO\n ’ ) ;
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fpr intf ( f i d , ’ $ !ADDONCOMMAND\n ’ ) ;
fpr intf ( f i d , ’ ADDONID = ’ ’ Sentaurus Workbench Add−on ’ ’ \n ’ ) ;
t s t r=’COMMAND = ’ ’SETCONTOUR VARNAME = ”INTEGR” NUM LEVELS = 15
SCALE = as inh ’ ;
fpr intf ( f i d , ’%s RANGEMIN = %g RANGEMAX = %g ’ ’ \n ’ , t s t r ,TDR MIN,TDRMAX) ;
fpr intf ( f i d , ’ $ !FIELDMAP\n ’ ) ;
fpr intf ( f i d , ’ CONTOUR{\n ’ ) ;
fpr intf ( f i d , ’COLOR = BLACK\n ’ ) ;
fpr intf ( f i d , ’CONTOURTYPE = BOTHLINESANDFLOOD\n ’ ) ;
fpr intf ( f i d , ’ }\n ’ ) ;
fpr intf ( f i d , ’ EDGELAYER{\n ’ ) ;
fpr intf ( f i d , ’ COLOR = BLACK\n ’ ) ;
fpr intf ( f i d , ’ }\n ’ ) ;
fpr intf ( f i d , ’ $ !GLOBALCONTOUR\n ’ ) ;
fpr intf ( f i d , ’LEGEND {\n ’ ) ;
fpr intf ( f i d , ’SHOW = YES\n ’ ) ;
fpr intf ( f i d , ’ }\n ’ ) ;
fpr intf ( f i d , ’ $ !DRAWGRAPHICS TRUE\n ’ ) ;
fpr intf ( f i d , ’ $ !EXPORTSETUP\n ’ ) ;
fpr intf ( f i d , ’ EXPORTFNAME = ’ ’%s ’ ’ \n ’ ,OUTPNG) ;
fpr intf ( f i d , ’ EXPORTFORMAT = PNG\n ’ ) ;
fpr intf ( f i d , ’ IMAGEWIDTH = 800\n ’ ) ;
fpr intf ( f i d , ’ $ !EXPORT \n ’ ) ;
fpr intf ( f i d , ’ $ !ADDONCOMMAND\n ’ ) ;
fpr intf ( f i d , ’ ADDONID = ’ ’ Sentaurus Workbench Add−on ’ ’ \n ’ ) ;
fpr intf ( f i d , ’COMMAND = ’ ’INTEGRATE INTEGR NAME = INT%d ’ ’ \n ’ , c ) ;
fpr intf ( f i d , . . .
’ $ !VARSET |FT | = ( (1/(2∗3 .141592653589793∗ |INTEGRAL | ) ) / 1e9 ) \n ’ )
;
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fpr intf ( f i d , . . .
’ $ !SYSTEM ”echo %g %g |FT%%12.6g | >> EXTR FT. txt ”\n ’ , . . .
vbe t ( c ) , i c t ( c ) ∗1000 )
fpr intf ( f i d , ’ WAIT = TRUE\n ’ ) ;
fpr intf ( f i d , ’ $ !PAUSE ”VBE= %gV, IC=%fmA, f t = |FT%%6.6g | GHz”\n ’ , . . .
vbe t ( c ) , i c t ( c ) ∗1000) ;
fc lose ( f i d ) ;
% running t e c p l o t
i f BATCHMODE
s t r=sprintf ( ’%s ; t e c p l o t i s e −batch −p %s &’ ,SET SENTAURUS SCRIPT
, . . .
OUTMCR) ;
else
s t r=sprintf ( ’%s ; t e c p l o t i s e −p %s &’ ,SET SENTAURUS SCRIPT , . . .
OUTMCR) ;
end
system ( s t r ) ;
% wait f o r user to c l o s e t e c p l o t
i f ˜BATCHMODE
fpr intf ( ’ P lease p r e s s a key to terminate t e c p l o t \n ’ ) ;
pause ;
system ( ’ k i l l a l l t e c p l o t . shared ’ ) ;
pause (3 ) ;
end
c=c+1;
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end
Listing A.2: The prepare tecplot.m algorithm in Matlab.
#!/ usr / b in / p e r l
use POSIX ;
# t r a n s i t time e x t r a c t i o n wi th t e c p l o t
# Aux i l i a r y p e r l program
# ( c ) Marco Be l l i n i , marco . b e l l i n i . i t@gmai l . com
# 11/25/2008
i f ( $#ARGV <0 )
{
print ”use with p r epa r e t e cp l o t .m \n” ;
print ” p e r l t e c t d r e x t r . p l doping1 xt . dat doping2 xt . dat o u t f i l e x t . dat\n” ;
exit 1 ;
}
$numberOfArgs = @ARGV;
print ”The number o f arguments passed was $numberOfArgs \n” ;
for ( $ i =0; $ i < $numberOfArgs ; $ i++)
{
print ”argv [ $ i ] = $ARGV[ $ i ]\n” ;
}
$ i n f i l e 1 = $ARGV[ 0 ] ;
$ i n f i l e 2 = $ARGV[ 1 ] ;
$ o u t f i l e = $ARGV[ 2 ] ;
# load ing
print ”\ nSlurp ing f i l e $ i n f i l e 1 . . . ” ;
# load a l l the f i l e in memory
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open(F , ” $ i n f i l e 1 ” ) or die ”\n\nCan ’ t open $ i n f i l e 1 : $ !\n\n” ;
@dtf1=<F>;
close (F) ;
print ”Done\n” ;
print ”\ nSlurp ing f i l e $ i n f i l e 2 . . . ” ;
# load a l l the f i l e in memory
open(F , ” $ i n f i l e 2 ” ) or die ”\n\nCan ’ t open $ i n f i l e 2 : $ !\n\n” ;
@dtf2=<F>;
close (F) ;
print ”Done\n” ;
$ ln=0;
$nreg ions =0;
# f i n d s the p o s i t i o n o f the numerical v a r i a b l e s
foreach $ l i n e ( @dtf1 )
{
i f ( $ l i n e =˜ m/ˆ Nodes /)
{
@ndtmp1 = sp l i t (/ , / , $ l i n e ) ;
# NODES
$ndtmp2=$ndtmp1 [ 0 ] ;
@ndtmp3 = sp l i t (/=/ ,$ndtmp2 ) ;
$nodes [ $nreg ions ]=$ndtmp3 [ 1 ] ;
# FACES
$ndtmp4=$ndtmp1 [ 1 ] ;
@ndtmp5 = sp l i t (/=/ ,$ndtmp4 ) ;
$ f a c e s [ $nreg ions ]=$ndtmp5 [ 1 ] ;
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$t r=$nreg ions +1;
print ”R$tr Nodes = $nodes [ $nreg ions ] Faces = $ f a c e s [ $nreg ions ] ” ;
}
# DT + nodes i s not accura te f o r the end
i f ( $ l i n e =˜ m/ˆ DT/)
{
$ s t a r t da t a [ $nreg ions ]= $ln+1;
}
i f ( $ l i n e =˜ m/ˆUSERREC/)
{
$end data [ $nreg ions ]= $ln − $ f a c e s [ $nreg ions ] −1 ;
print ” L = $s t a r t da t a [ $nreg ions ] , $end data [ $nreg ions ] \n” ;
$nreg ions++;
}
# next l i n e
$ ln++;
}
open (O, ”>$ o u t f i l e ” ) ;
# Data e x t r a c t i o n
for ( $nr = 0 ; $nr < $nreg ions ; $nr++)
{
# copy f i l e
i f ( $nr == 0)
{
for ( $ i = 0 ; $ i < $ s t a r t da t a [ $nr ] ; $ i++)
{ print O ” $dt f2 [ $ i ] ” ; } ;
}
i f ( ( $nr > 0) && ( $nr < $nreg ions ) )
{
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for ( $ i = $end data [ $nr −1] ; $ i < $ s t a r t da t a [ $nr ] ; $ i++)
{ print O ” $dt f2 [ $ i ] ” } ;
}
# X
for ( $ i = $ s t a r t da t a [ $nr ] ; $ i < $ s t a r t da t a [ $nr ] + 1∗ c e i l ( $nodes [ $nr ] / 4 ) ;
$ i++)
{
print O ” $dt f2 [ $ i ] ” ;
}
# Fl ip Y
for ( $ i = $ s t a r t da t a [ $nr ] + 1∗ c e i l ( $nodes [ $nr ] / 4 ) ; $ i < $ s t a r t da t a [ $nr ] +
2∗ c e i l ( $nodes [ $nr ] / 4 ) ; $ i++)
{
$dat1=$dt f1 [ $ i ] ;
@sdat1=sp l i t (/ / , $dt f1 [ $ i ] ) ;
for ( $nn=1; $nn <= $#sdat1 ; $nn++)
{
$de=−@sdat1 [ $nn ] ;
printf O ’ %.12E ’ , $de ;
}
printf O ”\n”
}
# e
for ( $ i = $ s t a r t da t a [ $nr ]+ 2∗ c e i l ( $nodes [ $nr ] / 4 ) ; $ i < $ s t a r t da t a [ $nr ] +
3∗ c e i l ( $nodes [ $nr ] / 4 ) ; $ i++)
{
$dat1=$dt f1 [ $ i ] ;
@sdat1=sp l i t (/ / , $dt f1 [ $ i ] ) ;
$dat2=$dt f2 [ $ i ] ;
@sdat2=sp l i t (/ / , $dt f2 [ $ i ] ) ;
for ( $nn=1; $nn <= $#sdat2 ; $nn++)
{
$de=@sdat2 [ $nn]−@sdat1 [ $nn ] ;
printf O ’ %.12E ’ , $de ;
}
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printf O ”\n”
}
# h
for ( $ i = $ s t a r t da t a [ $nr ]+ 3∗ c e i l ( $nodes [ $nr ] / 4 ) ; $ i < $ s t a r t da t a [ $nr ] +
4∗ c e i l ( $nodes [ $nr ] / 4 ) ; $ i++)
{
$dat1=$dt f1 [ $ i ] ;
@sdat1=sp l i t (/ / , $dt f1 [ $ i ] ) ;
$dat2=$dt f2 [ $ i ] ;
@sdat2=sp l i t (/ / , $dt f2 [ $ i ] ) ;
for ( $nn=1; $nn <= $#sdat2 ; $nn++)
{
$de=@sdat2 [ $nn]−@sdat1 [ $nn ] ;
printf O ’ %.12E ’ , $de ;
}
printf O ”\n”
}
}
for ( $ i = $end data [ $nreg ions −1] ; $ i < $#dt f2 +2; $ i++)
{ print O ” $dt f2 [ $ i ] ” ; } ;
close (O) ;
exit ;
Listing A.3: The tec tdr extr.pl algorithm in PERL.
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